aboutsummaryrefslogtreecommitdiffstats
path: root/frontends/aiger
diff options
context:
space:
mode:
authorEddie Hung <eddie@fpgeh.com>2019-08-30 12:28:35 -0700
committerEddie Hung <eddie@fpgeh.com>2019-08-30 12:28:35 -0700
commitc7f1ccbcb0b36093f619bbbd3c5dd621161134de (patch)
treef36d0aeaba4154117417b1dc55475c4dbe6cb362 /frontends/aiger
parentd87a6f6303194e2af0f9766185fa491077709a7b (diff)
parent999fb33fd0e6d1714bc61f7e50a5c16e0da9d4ab (diff)
downloadyosys-c7f1ccbcb0b36093f619bbbd3c5dd621161134de.tar.gz
yosys-c7f1ccbcb0b36093f619bbbd3c5dd621161134de.tar.bz2
yosys-c7f1ccbcb0b36093f619bbbd3c5dd621161134de.zip
Merge remote-tracking branch 'origin/master' into xaig_arrival
Diffstat (limited to 'frontends/aiger')
-rw-r--r--frontends/aiger/aigerparse.cc2
1 files changed, 1 insertions, 1 deletions
diff --git a/frontends/aiger/aigerparse.cc b/frontends/aiger/aigerparse.cc
index e8ee487e5..a8d5abc1e 100644
--- a/frontends/aiger/aigerparse.cc
+++ b/frontends/aiger/aigerparse.cc
@@ -985,7 +985,7 @@ void AigerReader::post_process()
// operate (and run checks on) this one module
RTLIL::Design *mapped_design = new RTLIL::Design;
mapped_design->add(module);
- Pass::call(mapped_design, "clean");
+ Pass::call(mapped_design, "clean -purge");
mapped_design->modules_.erase(module->name);
delete mapped_design;