aboutsummaryrefslogtreecommitdiffstats
path: root/examples/smtbmc/demo8.v
diff options
context:
space:
mode:
authorAlberto Gonzalez <boqwxp@airmail.cc>2020-02-23 07:19:52 +0000
committerAlberto Gonzalez <boqwxp@airmail.cc>2020-02-23 07:22:26 +0000
commitf0afd65035fefebdea8edbd00c916c5f33e8a634 (patch)
tree5d34c5920dc230388c41bb7380e1241dec274fcf /examples/smtbmc/demo8.v
parent6edca05793197a846bbfb0329e836c87fa5aabb6 (diff)
downloadyosys-f0afd65035fefebdea8edbd00c916c5f33e8a634.tar.gz
yosys-f0afd65035fefebdea8edbd00c916c5f33e8a634.tar.bz2
yosys-f0afd65035fefebdea8edbd00c916c5f33e8a634.zip
Closes #1717. Add more precise Verilog source location information to AST and RTLIL nodes.
Diffstat (limited to 'examples/smtbmc/demo8.v')
0 files changed, 0 insertions, 0 deletions