aboutsummaryrefslogtreecommitdiffstats
path: root/docs
diff options
context:
space:
mode:
authorJannis Harder <me@jix.one>2023-02-15 13:45:00 +0100
committerGitHub <noreply@github.com>2023-02-15 13:45:00 +0100
commit1c667fab2b02d43554db13292d49863e340ff277 (patch)
treef13c65f0fc41258fccde5e188ad66d27dbc74567 /docs
parent1cedad7a685d08f6369a0dbbe1facb884e9cc880 (diff)
parent1698202ccc2f62d581673fd1320c3ab137f0261a (diff)
downloadyosys-1c667fab2b02d43554db13292d49863e340ff277.tar.gz
yosys-1c667fab2b02d43554db13292d49863e340ff277.tar.bz2
yosys-1c667fab2b02d43554db13292d49863e340ff277.zip
Merge pull request #3672 from jix/yw-cosim-hierarchy-fixes
sim: For yw cosim, drive parent module's signals for input ports
Diffstat (limited to 'docs')
0 files changed, 0 insertions, 0 deletions