diff options
| author | Eddie Hung <eddie@fpgeh.com> | 2019-10-05 09:06:13 -0700 |
|---|---|---|
| committer | Eddie Hung <eddie@fpgeh.com> | 2019-10-05 09:06:13 -0700 |
| commit | 3c6e5d82a62650a48027d35e6d92a7a88ad43a16 (patch) | |
| tree | bec2485f3cc747f6a39b54c758f61809c64d1b8d /backends | |
| parent | a2ef93f03a1f75c25329c66d0e7d69da71e88e1f (diff) | |
| download | yosys-3c6e5d82a62650a48027d35e6d92a7a88ad43a16.tar.gz yosys-3c6e5d82a62650a48027d35e6d92a7a88ad43a16.tar.bz2 yosys-3c6e5d82a62650a48027d35e6d92a7a88ad43a16.zip | |
Error if $currQ not found
Diffstat (limited to 'backends')
| -rw-r--r-- | backends/aiger/xaiger.cc | 4 |
1 files changed, 4 insertions, 0 deletions
diff --git a/backends/aiger/xaiger.cc b/backends/aiger/xaiger.cc index 4547b9c09..3e3a8fdc6 100644 --- a/backends/aiger/xaiger.cc +++ b/backends/aiger/xaiger.cc @@ -485,7 +485,11 @@ struct XAigerWriter if (box_module->get_bool_attribute("\\abc9_flop")) { IdString port_name = "\\$currQ"; Wire *w = box_module->wire(port_name); + if (!w) + log_error("'$currQ' is not a wire present in module '%s'.\n", log_id(box_module)); SigSpec rhs = module->wire(stringf("%s.$currQ", cell->name.c_str())); + if (rhs.empty()) + log_error("'%s.$currQ' is not a wire present in module '%s'.\n", log_id(cell), log_id(module)); log_assert(GetSize(w) == GetSize(rhs)); int offset = 0; |