aboutsummaryrefslogtreecommitdiffstats
path: root/backends/blif
diff options
context:
space:
mode:
authorClifford Wolf <clifford@clifford.at>2019-02-28 14:45:04 -0800
committerGitHub <noreply@github.com>2019-02-28 14:45:04 -0800
commit6d143c9a018e5ba352a06785afeba8d50178a835 (patch)
tree99a407c011ff773195f889cd04926ec0f5f1a3c1 /backends/blif
parent64d91219b4e81366976a0e0a9b28efa4bd825022 (diff)
parent171c425cf9addb61ef3f03596fd26355ed8af76d (diff)
downloadyosys-6d143c9a018e5ba352a06785afeba8d50178a835.tar.gz
yosys-6d143c9a018e5ba352a06785afeba8d50178a835.tar.bz2
yosys-6d143c9a018e5ba352a06785afeba8d50178a835.zip
Merge pull request #827 from ucb-bar/firrtlfixes
Fix FIRRTL to Verilog process instance subfield assignment.
Diffstat (limited to 'backends/blif')
0 files changed, 0 insertions, 0 deletions