diff options
| author | Eddie Hung <eddie@fpgeh.com> | 2019-06-20 19:31:22 -0700 |
|---|---|---|
| committer | Eddie Hung <eddie@fpgeh.com> | 2019-06-20 19:41:27 -0700 |
| commit | ad36eb24c05b578ec8610c9f199280aacefebe54 (patch) | |
| tree | 495b6df9bfbb3c0727d635579cb621e52ecc58b9 /backends/aiger | |
| parent | 9faeba7a66c34d57bcae6ad83580e640ee5907e6 (diff) | |
| download | yosys-ad36eb24c05b578ec8610c9f199280aacefebe54.tar.gz yosys-ad36eb24c05b578ec8610c9f199280aacefebe54.tar.bz2 yosys-ad36eb24c05b578ec8610c9f199280aacefebe54.zip | |
Fix different abc9 test
Diffstat (limited to 'backends/aiger')
| -rw-r--r-- | backends/aiger/xaiger.cc | 5 |
1 files changed, 3 insertions, 2 deletions
diff --git a/backends/aiger/xaiger.cc b/backends/aiger/xaiger.cc index f0a9ccdb9..55a95d835 100644 --- a/backends/aiger/xaiger.cc +++ b/backends/aiger/xaiger.cc @@ -406,13 +406,14 @@ struct XAigerWriter } for (auto bit : input_bits) { + if (!output_bits.count(bit)) + continue; RTLIL::Wire *wire = bit.wire; // If encountering an inout port, or a keep-ed wire, then create a new wire // with $inout.out suffix, make it a PO driven by the existing inout, and // inherit existing inout's drivers - if ((wire->port_input && wire->port_output && output_bits.count(bit) && !undriven_bits.count(bit)) + if ((wire->port_input && wire->port_output && !undriven_bits.count(bit)) || wire->attributes.count("\\keep")) { - log_assert(output_bits.count(bit)); RTLIL::IdString wire_name = wire->name.str() + "$inout.out"; RTLIL::Wire *new_wire = module->wire(wire_name); if (!new_wire) |