diff options
| author | Clifford Wolf <clifford@clifford.at> | 2013-10-16 16:16:06 +0200 |
|---|---|---|
| committer | Clifford Wolf <clifford@clifford.at> | 2013-10-16 16:16:06 +0200 |
| commit | 96e7abad48c942452f247267f219d38be902f804 (patch) | |
| tree | cddc562437bc3c44376a34b2245d7bee12cc8816 /README | |
| parent | b6db2d9b3382ac3725f81586198ad7d9c014e990 (diff) | |
| download | yosys-96e7abad48c942452f247267f219d38be902f804.tar.gz yosys-96e7abad48c942452f247267f219d38be902f804.tar.bz2 yosys-96e7abad48c942452f247267f219d38be902f804.zip | |
Added iopadmap pass
Diffstat (limited to 'README')
| -rw-r--r-- | README | 7 |
1 files changed, 6 insertions, 1 deletions
@@ -232,7 +232,8 @@ Verilog Attributes and non-standard features - The "nolatches" attribute on modules or always-blocks prohibits the generation of logic-loops for latches. Instead - all not explicitly assigned values default to x-bits. + all not explicitly assigned values default to x-bits. This does + not affect clocked storage elements such as flip-flops. - The "nosync" attribute on registers prohibits the generation of a storage element. The register itself will always have all bits set @@ -246,6 +247,10 @@ Verilog Attributes and non-standard features passes to identify input and output ports of cells. The verilog backend also does not output placeholder modules on default. +- The "keep" attribute on cells is used to mark cells that should never be + removed by the optimizer. This is used for example for cells that have + hidden connections that are not part of the netlist, such as IO pads. + - In addition to the (* ... *) attribute syntax, yosys supports the non-standard {* ... *} attribute syntax to set default attributes for everything that comes after the {* ... *} statement. (Reset |