diff options
author | Clifford Wolf <clifford@clifford.at> | 2019-04-18 17:42:12 +0200 |
---|---|---|
committer | Clifford Wolf <clifford@clifford.at> | 2019-04-18 17:45:47 +0200 |
commit | f4abc21d8ad79621cc24852bd76abf40a9d9f702 (patch) | |
tree | 016692552e9880b3e37a715b53f45db707c83a91 /README.md | |
parent | ea8ac0aaad3a1f89ead8eb44b2fef5927f29a099 (diff) | |
download | yosys-f4abc21d8ad79621cc24852bd76abf40a9d9f702.tar.gz yosys-f4abc21d8ad79621cc24852bd76abf40a9d9f702.tar.bz2 yosys-f4abc21d8ad79621cc24852bd76abf40a9d9f702.zip |
Add "whitebox" attribute, add "read_verilog -wb"
Signed-off-by: Clifford Wolf <clifford@clifford.at>
Diffstat (limited to 'README.md')
-rw-r--r-- | README.md | 4 |
1 files changed, 4 insertions, 0 deletions
@@ -312,6 +312,10 @@ Verilog Attributes and non-standard features passes to identify input and output ports of cells. The Verilog backend also does not output blackbox modules on default. +- The ``whitebox`` attribute on modules triggers the same behavior as + ``blackbox``, but is for whitebox modules, i.e. library modules that + contain a behavioral model of the cell type. + - The ``dynports`` attribute is used by the Verilog front-end to mark modules that have ports with a width that depends on a parameter. |