aboutsummaryrefslogtreecommitdiffstats
path: root/CHANGELOG
diff options
context:
space:
mode:
authorMiodrag Milanovic <mmicko@gmail.com>2022-06-08 11:28:06 +0200
committerMiodrag Milanovic <mmicko@gmail.com>2022-06-08 11:28:06 +0200
commit096f3d2aa4f97eb711a81cda9e5c4e2368eb5443 (patch)
tree8e92cdb606bdab17b09126f8b1efe9548f02daa4 /CHANGELOG
parentaae2c01326a1079be442c10a2424add5b1689485 (diff)
downloadyosys-096f3d2aa4f97eb711a81cda9e5c4e2368eb5443.tar.gz
yosys-096f3d2aa4f97eb711a81cda9e5c4e2368eb5443.tar.bz2
yosys-096f3d2aa4f97eb711a81cda9e5c4e2368eb5443.zip
Update changelog and manual
Diffstat (limited to 'CHANGELOG')
-rw-r--r--CHANGELOG10
1 files changed, 10 insertions, 0 deletions
diff --git a/CHANGELOG b/CHANGELOG
index 60e53aa6c..655abb27e 100644
--- a/CHANGELOG
+++ b/CHANGELOG
@@ -4,6 +4,16 @@ List of major changes and improvements between releases
Yosys 0.17 .. Yosys 0.17-dev
--------------------------
+ * New commands and options
+ - Added "memory_bmux2rom" - converts muxes to ROMs
+ - Added "memory_dff -no-rw-check"
+ - Added "opt_ffinv" - push inverters through FFs
+ - Added "proc_rom" - convert switches to ROMs
+ - Added "proc -norom" - will omit the proc_rom pass
+ - Added option "-no-rw-check" to synth passes
+ - Added "synth_ice40 -spram" automatic inference of SB_SPRAM256KA
+ - Added options "-nobram" and "-nolutram" to synth_machxo2 pass
+
* Formal Verification
- Fixed the signedness of $past's return value to be the same as the
argument's instead of always unsigned.