aboutsummaryrefslogtreecommitdiffstats
path: root/.travis
diff options
context:
space:
mode:
authorMaciej Kurc <mkurc@antmicro.com>2019-05-16 12:44:16 +0200
committerMaciej Kurc <mkurc@antmicro.com>2019-05-16 12:44:16 +0200
commitce4a0954bc896eedfc2d87e2c9d2b40f42a101db (patch)
treeb5bc8a5bbbfd930a9b3a73f862032f1b84935c6c /.travis
parent3ef88ffbb2409450d5921938b2b938c4c007e091 (diff)
downloadyosys-ce4a0954bc896eedfc2d87e2c9d2b40f42a101db.tar.gz
yosys-ce4a0954bc896eedfc2d87e2c9d2b40f42a101db.tar.bz2
yosys-ce4a0954bc896eedfc2d87e2c9d2b40f42a101db.zip
Added support for parsing attributes on parameters in Verilog frontent. Content of those attributes is ignored.
Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
Diffstat (limited to '.travis')
0 files changed, 0 insertions, 0 deletions