blob: 1edd8bb74ab033a47fe14f93406fc6edd637dbd7 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
|
yosys -import
read_verilog lut.v
synth_xilinx -nolutram -nowidelut -nosrl -nocarry -nodsp
# opt_expr -undriven makes sure all nets are driven, if only by the $undef
# net.
opt_expr -undriven
opt_clean
setundef -zero -params
write_json build/lut.json
|