aboutsummaryrefslogtreecommitdiffstats
path: root/nexus/arch.h
Commit message (Expand)AuthorAgeFilesLines
* Move RelPtr/RelSlice out of arches into commonD. Shah2021-01-271-39/+1
* nexus: Switch from RelPtr to RelSliceD. Shah2021-01-271-85/+77
* nexus: Fix LRAM pin typesDavid Shah2020-12-071-8/+9
* nexus: Add support for initialised LRAMDavid Shah2020-12-071-3/+4
* nexus: Add basic LRAM support (no init)David Shah2020-12-021-1/+1
* nexus: Fix db integrity checkDavid Shah2020-11-301-1/+1
* nexus: Add post-place LUTFF optimisationDavid Shah2020-11-301-13/+10
* nexus: Preliminary integration of DSP timing dataDavid Shah2020-11-301-0/+4
* nexus: Fix slow routing around DSPsDavid Shah2020-11-301-0/+4
* nexus: Fix validity checking when DSPs are usedDavid Shah2020-11-301-2/+9
* timing: Add a few more cell typesDavid Shah2020-11-301-0/+9
* nexus: Swap sort order to make some lookups easierDavid Shah2020-11-301-1/+1
* nexus: Add cell delay lookupDavid Shah2020-11-301-0/+6
* nexus: Lookup speed grade and pip delaysDavid Shah2020-11-301-1/+10
* nexus: Add timing structures to BBADavid Shah2020-11-301-1/+49
* nexus: Use dedicated Vcc routing for OXIDE_COMB pinsDavid Shah2020-11-301-0/+2
* nexus: Basic support for differential IO typesDavid Shah2020-11-301-0/+31
* nexus: EBR fixesDavid Shah2020-11-301-0/+1
* nexus: Add a simple global routing passDavid Shah2020-11-301-0/+4
* nexus: Generate FASM files that can be used standaloneDavid Shah2020-11-301-1/+1
* nexus: Build and embed chipdb automaticallyDavid Shah2020-11-301-1/+0
* nexus: Add constant/inversion packingDavid Shah2020-11-301-5/+7
* nexus: More pin styles and FASM pinmux genDavid Shah2020-11-301-12/+18
* nexus: Refactor cell pin style dbDavid Shah2020-11-301-1/+4
* nexus: Tidy up FASM backendDavid Shah2020-11-301-1/+1
* nexus: Add IO packingDavid Shah2020-11-301-3/+4
* nexus: Initial PDC parser integrationDavid Shah2020-11-301-1/+1
* nexus: Lookup of package and IO pinsDavid Shah2020-11-301-0/+11
* nexus: Add pin/pad data to bbaDavid Shah2020-11-301-0/+2
* nexus: Skeleton of PDC parserDavid Shah2020-11-301-0/+7
* nexus: Infrastructure for constant/inv handlingDavid Shah2020-11-301-4/+14
* nexus: Packing helper functionsDavid Shah2020-11-301-9/+20
* nexus: Rework how constant pins workDavid Shah2020-11-301-8/+33
* nexus: Update to planned IO fieldsDavid Shah2020-11-301-15/+39
* nexus: Randomise delay to stop router from getting stuckDavid Shah2020-11-301-1/+1
* nexus: Bring up to dateDavid Shah2020-11-301-0/+3
* nexus: Support Lattice-style parametersDavid Shah2020-11-301-0/+5
* nexus: Working on validity checkingDavid Shah2020-11-301-1/+45
* nexus: Adding pin definitionsDavid Shah2020-11-301-0/+12
* nexus: Globals and naming fixesDavid Shah2020-11-301-3/+3
* nexus: Add global networksDavid Shah2020-11-301-2/+3
* nexus: Globals implementationDavid Shah2020-11-301-2/+106
* nexus: Add global info to BBADavid Shah2020-11-301-8/+42
* nexus: Add routing FASM exportDavid Shah2020-11-301-1/+20
* nexus/arch: Add tile loc flags and package structsDavid Shah2020-11-301-5/+33
* nexus: Logic tile validity check functionsDavid Shah2020-11-301-0/+20
* nexus: Add mainDavid Shah2020-11-301-4/+1
* nexus: Add more placeholder Arch functionsDavid Shah2020-11-301-3/+18
* nexus: Implement bel, wire and pip Arch functionsDavid Shah2020-11-301-1/+0
* Add Arch constructorDavid Shah2020-11-301-2/+11
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-19 08:26:00 +0000