aboutsummaryrefslogtreecommitdiffstats
path: root/mistral/constids.inc
Commit message (Expand)AuthorAgeFilesLines
* mistral: M10K initialisation supportLofty2022-03-121-0/+1
* mistral: fixes and debug infoLofty2022-03-091-0/+1
* mistral: M10K cell functionLofty2022-03-091-1/+3
* mistral: add M10K belLofty2022-03-091-1/+5
* refactor: Use constids instead of id("..")gatecat2022-02-161-0/+8
* mistral: Add internal oscillator supportOlivier Galibert2021-10-171-0/+1
* cyclonev_hps_interface_mpu_general_purpose: Use a id_ identifierOlivier Galibert2021-10-151-0/+2
* mistral: Adding support for MLABs as memorygatecat2021-10-051-0/+10
* mistral: Add bel pins for MLAB write portgatecat2021-10-031-0/+8
* mistral: Add MISTRAL_CLKBUF cell typegatecat2021-05-151-0/+1
* mistral: Tidying upgatecat2021-05-151-1/+1
* mistral: First pass at carry packinggatecat2021-05-151-4/+2
* mistral: Fix constant trimminggatecat2021-05-151-0/+1
* mistral: Rename clock buffer primitivegatecat2021-05-151-1/+1
* mistral: Implement some misc. thingsgatecat2021-05-151-1/+3
* mistral: Add a basic QSF parsergatecat2021-05-151-0/+2
* mistral: Add some packing logic based on nexusgatecat2021-05-151-1/+7
* mistral: Renamed arch from cyclonevgatecat2021-05-151-0/+68
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-28 23:12:04 +0000