aboutsummaryrefslogtreecommitdiffstats
path: root/ice40/chip.h
Commit message (Expand)AuthorAgeFilesLines
* Add fast IdString <-> PortPin conversionClifford Wolf2018-06-121-0/+1
* Add IdString APIClifford Wolf2018-06-121-3/+6
* Fix NEXTPNR_NAMESPACEClifford Wolf2018-06-121-6/+6
* Merge branch 'master' of gitlab.com:SymbioticEDA/nextpnrClifford Wolf2018-06-121-0/+2
|\
| * ice40: Adding a placement validity checkerDavid Shah2018-06-121-0/+2
* | Add nextpnr namespaceClifford Wolf2018-06-121-6/+14
|/
* Add "nextpnr.h"Clifford Wolf2018-06-111-2/+4
* Remove pool, dict, vector namespace aliasesClifford Wolf2018-06-111-15/+15
* Add conflicting=false argument to bind gettersClifford Wolf2018-06-111-3/+4
* Pass design to gui, display chip nameMiodrag Milanovic2018-06-101-0/+2
* Improving 5k supportDavid Shah2018-06-101-0/+5
* Add support for iCE40 global buffers (currently only for 1k devices)Clifford Wolf2018-06-101-1/+2
* Fix ice40 pip/switch locked performance issueClifford Wolf2018-06-101-14/+7
* ice40: Add IO config to bitstreamDavid Shah2018-06-101-3/+12
* ice40: Lock out mutually exclusive pipsDavid Shah2018-06-101-2/+12
* ice40: Writing an empty ASC fileDavid Shah2018-06-101-0/+1
* ice40: Adding non-routing config bits to databaseDavid Shah2018-06-101-8/+8
* ice40: Add switch data to databaseDavid Shah2018-06-101-0/+48
* Getting rid of .nil() methods, compare with zero- and default-constructed obj...Clifford Wolf2018-06-091-32/+26
* Add very basic routerClifford Wolf2018-06-091-13/+93
* Applied clang-format to my own contributionsZipCPU2018-06-071-6/+11
* Set the default log to stdoutZipCPU2018-06-071-1/+12
|\
| * Initial (random) placer capabilityZipCPU2018-06-071-1/+12
* | ice40: Refactor PortPin and add Python bindingDavid Shah2018-06-071-107/+4
|/
* clang-format for design and chip codebaseClifford Wolf2018-06-071-439/+440
* Add ice40 geometry informationClifford Wolf2018-06-061-1/+6
* Add ice40 --test modeClifford Wolf2018-06-061-0/+9
* Refactor Chip API and iCE40 databaseClifford Wolf2018-06-061-119/+231
* Add iCE40 blockram belsClifford Wolf2018-06-041-0/+84
* Replace GuiLine with GraphicElementClifford Wolf2018-06-041-7/+4
* Add iCE40 SB_IO belsClifford Wolf2018-06-031-2/+15
* Add ice40 ICESTORM_LC belsClifford Wolf2018-06-021-3/+22
* Use singular in type names (BelRange, WireIterator)Clifford Wolf2018-06-021-18/+18
* Add DelayInfo structClifford Wolf2018-05-291-2/+10
* Progress in chip.h APIClifford Wolf2018-05-261-28/+110
* Progress in ice40 chipdbClifford Wolf2018-05-261-48/+115
* Start work on iCE40 chipdbClifford Wolf2018-05-261-0/+224
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-17 06:30:42 +0000