aboutsummaryrefslogtreecommitdiffstats
path: root/fpga_interchange/examples/tests
Commit message (Expand)AuthorAgeFilesLines
* interchange: tests: add obuftds testAlessandro Comodi2021-07-065-0/+68
* nexus: Add modified version of RAM testgatecat2021-06-155-0/+206
* interchange: tests: counter: emit carries for xc7Alessandro Comodi2021-06-112-4/+6
* interchange: Add LIFCL-40 EVN testsgatecat2021-06-016-1/+53
* interchange: Add macro parameter mappinggatecat2021-05-211-1/+3
* interchange: Add LUTRAM testgatecat2021-05-216-0/+169
* interchange/nexus: Add counter examplegatecat2021-04-304-2/+41
* interchange: add FASM generation target and clean-up testsAlessandro Comodi2021-04-1416-62/+67
* interchange: counter: testing on multiple boardsAlessandro Comodi2021-04-014-23/+24
* interchange: Add Nexus LUT testgatecat2021-03-305-0/+32
* Enable counter tests and add RAM tests.Keith Rothman2021-03-256-2/+284
* interchange: added boards and group testing across multiple boardsAlessandro Comodi2021-03-236-45/+8
* fpga_interchange: add more devicesAlessandro Comodi2021-03-234-3/+43
* Add missing dependencies to CMake targets.Keith Rothman2021-03-222-13/+2
* fpga_interchange: temporarily disable failing testAlessandro Comodi2021-03-171-1/+2
* fpga_interchange: address review commentsAlessandro Comodi2021-03-165-0/+10
* fpga_interchange: tests: add techmap optional source fileAlessandro Comodi2021-03-163-1/+14
* fpga_interchange: tests: added comment and fixed XDCAlessandro Comodi2021-03-1615-28/+64
* fpga_interchange: cmake: generate only one device familyAlessandro Comodi2021-03-165-10/+10
* fpga_interchange: tests: add cmake functionsAlessandro Comodi2021-03-1621-0/+257
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-17 18:16:04 +0000