Commit message (Collapse) | Author | Age | Files | Lines | ||
---|---|---|---|---|---|---|
... | ||||||
* | | ecp5: Working on DCU | David Shah | 2018-11-15 | 3 | -5/+63 | |
| | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | |||||
* | | ecp5: DCU bitstream gen handling | David Shah | 2018-11-15 | 2 | -0/+299 | |
| | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | |||||
* | | ecp5: Groundwork for DCU support | David Shah | 2018-11-15 | 3 | -16/+318 | |
| | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | |||||
* | | Merge remote-tracking branch 'origin/master' into timingapi | Eddie Hung | 2018-11-13 | 4 | -3/+11 | |
|\ \ | ||||||
| * \ | Merge pull request #107 from YosysHQ/router_improve | Eddie Hung | 2018-11-13 | 3 | -2/+10 | |
| |\ \ | | | | | | | | | Major rewrite of "router1" | |||||
| | * | | ecp5: Improve delay estimates | David Shah | 2018-11-13 | 1 | -2/+2 | |
| | | | | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | |||||
| | * | | Various router1 fixes, Add BelId/WireId/PipId::operator<() | Clifford Wolf | 2018-11-13 | 1 | -0/+4 | |
| | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | |||||
| | * | | clangformat | Clifford Wolf | 2018-11-11 | 1 | -8/+2 | |
| | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | |||||
| | * | | Add getConflictingWireWire() arch API, streamline getConflictingXY semantic | Clifford Wolf | 2018-11-11 | 1 | -5/+10 | |
| | | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | |||||
| | * | | Add getConflictingPipWire() arch API, router1 improvements | Clifford Wolf | 2018-11-11 | 1 | -0/+5 | |
| | |/ | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | |||||
| * | | Mark getArchOptions as override in derived classes | Pedro Vanzella | 2018-11-13 | 1 | -1/+1 | |
| | | | ||||||
* | | | ecp5: Copy clock constraints during global promotion | David Shah | 2018-11-12 | 1 | -0/+7 | |
| | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | |||||
* | | | timing: Add support for clock constraints | David Shah | 2018-11-12 | 1 | -0/+4 | |
| | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | |||||
* | | | ecp5: EBR clocking fix | David Shah | 2018-11-12 | 1 | -5/+8 | |
| | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | |||||
* | | | ecp5: Update arch to new timing API | David Shah | 2018-11-12 | 2 | -15/+72 | |
|/ / | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | |||||
* | | ecp5: Fix 85k PLL_LR | David Shah | 2018-11-11 | 1 | -1/+2 | |
| | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | |||||
* | | show 4th tresllis_io in tile bounds | Miodrag Milanovic | 2018-11-11 | 1 | -1/+1 | |
|/ | ||||||
* | ecp5: Allow setting IO SLEWRATE | David Shah | 2018-11-01 | 1 | -0/+2 | |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | |||||
* | ecp5: Add PLL support | David Shah | 2018-10-31 | 4 | -7/+168 | |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | |||||
* | ecp5: Separate global promotion and routing | David Shah | 2018-10-31 | 4 | -33/+87 | |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | |||||
* | ecp5: Add IO buffer insertion | David Shah | 2018-10-31 | 4 | -15/+70 | |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | |||||
* | ecp5: Adding LPF parser | David Shah | 2018-10-31 | 3 | -0/+122 | |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | |||||
* | ecp5: DSP fixes | David Shah | 2018-10-22 | 2 | -33/+42 | |
| | | | | Signed-off-by: David Shah <davey1576@gmail.com> | |||||
* | ecp5: Working on DSPs | David Shah | 2018-10-22 | 2 | -83/+200 | |
| | | | | Signed-off-by: David Shah <davey1576@gmail.com> | |||||
* | ecp5: Adding DSP support | David Shah | 2018-10-21 | 3 | -1/+799 | |
| | | | | Signed-off-by: David Shah <davey1576@gmail.com> | |||||
* | ecp5: Implement ECP5 equivalent of c9059fc | David Shah | 2018-10-21 | 1 | -0/+9 | |
| | | | | Signed-off-by: David Shah <davey1576@gmail.com> | |||||
* | clangformat | David Shah | 2018-10-16 | 2 | -5/+9 | |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | |||||
* | ecp5: Add support for correct tile naming in all variants | David Shah | 2018-10-16 | 4 | -4/+84 | |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | |||||
* | ecp5: Add DP16KD timing analysis | David Shah | 2018-10-16 | 1 | -2/+29 | |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | |||||
* | ecp5: Optimise DCC placement | David Shah | 2018-10-14 | 1 | -3/+12 | |
| | | | | Signed-off-by: David Shah <davey1576@gmail.com> | |||||
* | ecp5: Fix BRAM tile names | David Shah | 2018-10-11 | 1 | -1/+1 | |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | |||||
* | ecp5: Fixing BRAM initialisation | David Shah | 2018-10-10 | 1 | -4/+14 | |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | |||||
* | ecp5: Working on BRAM initialisation | David Shah | 2018-10-09 | 3 | -0/+82 | |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | |||||
* | ecp5: BRAM improvements with constant/inverted inputs | David Shah | 2018-10-06 | 2 | -14/+80 | |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | |||||
* | ecp5: Fixing EBR constant tie-offs | David Shah | 2018-10-05 | 2 | -1/+51 | |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | |||||
* | ecp5: Bitstream gen for DP16KD BRAM | David Shah | 2018-10-05 | 1 | -0/+98 | |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | |||||
* | ecp5: Infrastructure for BRAM bitstream gen | David Shah | 2018-10-05 | 3 | -0/+56 | |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | |||||
* | ecp5: Dummy timing entry for BRAM | David Shah | 2018-10-05 | 1 | -0/+3 | |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | |||||
* | ecp5: Adding constids for blockram | David Shah | 2018-10-05 | 1 | -0/+118 | |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | |||||
* | ecp5: Negative clock support, general slice improvements | David Shah | 2018-10-02 | 3 | -4/+41 | |
| | | | | Signed-off-by: David Shah <davey1576@gmail.com> | |||||
* | ecp5: Small DRAM routing fixes | David Shah | 2018-10-01 | 2 | -7/+25 | |
| | | | | Signed-off-by: David Shah <davey1576@gmail.com> | |||||
* | clangformat | David Shah | 2018-10-01 | 3 | -6/+4 | |
| | | | | Signed-off-by: David Shah <davey1576@gmail.com> | |||||
* | ecp5: Fix packing of FFs into carry/DRAM slices | David Shah | 2018-10-01 | 1 | -4/+12 | |
| | | | | Signed-off-by: David Shah <davey1576@gmail.com> | |||||
* | ecp5: Fix DRAM initialisation | David Shah | 2018-10-01 | 1 | -2/+2 | |
| | | | | Signed-off-by: David Shah <davey1576@gmail.com> | |||||
* | ecp5: Remove broken DRAM timing arc | David Shah | 2018-10-01 | 1 | -2/+2 | |
| | | | | Signed-off-by: David Shah <davey1576@gmail.com> | |||||
* | ecp5: Debugging DRAM packing | David Shah | 2018-10-01 | 3 | -6/+17 | |
| | | | | Signed-off-by: David Shah <davey1576@gmail.com> | |||||
* | ecp5: Working on DRAM packing | David Shah | 2018-10-01 | 2 | -1/+68 | |
| | | | | Signed-off-by: David Shah <davey1576@gmail.com> | |||||
* | ecp5: Handling of DRAM initialisation and wiring | David Shah | 2018-10-01 | 1 | -1/+59 | |
| | | | | Signed-off-by: David Shah <davey1576@gmail.com> | |||||
* | ecp5: Helper functions for distributed RAM support | David Shah | 2018-10-01 | 3 | -0/+64 | |
| | | | | Signed-off-by: David Shah <davey1576@gmail.com> | |||||
* | ecp5: Improve handling of constant CCU2C inputs | David Shah | 2018-10-01 | 1 | -9/+65 | |
| | | | | Signed-off-by: David Shah <davey1576@gmail.com> |