aboutsummaryrefslogtreecommitdiffstats
path: root/ecp5/arch.h
Commit message (Expand)AuthorAgeFilesLines
* Run "make clangformat".Keith Rothman2021-02-021-18/+14
* Rename Partition -> BelBucket.Keith Rothman2021-02-021-19/+19
* Refactor ECP5 to new Partition API.Keith Rothman2021-02-021-0/+44
* Initial refactoring of placer API.Keith Rothman2021-02-021-0/+3
* Move RelPtr/RelSlice out of arches into commonD. Shah2021-01-271-37/+1
* ecp5: Switch from RelPtr to RelSliceD. Shah2021-01-271-61/+62
* RelPtr: remove copy constructor and copy assignmentDavid Shah2020-11-131-0/+3
* Remove wire alias APIDavid Shah2020-10-151-9/+0
* ecp5: Fix getTileBelDimZDavid Shah2020-06-291-2/+3
* Simplify and improve chipdb embedding/loading.whitequark2020-06-261-10/+3
* CMake: rewrite chipdb handling from ground up.whitequark2020-06-251-1/+1
* ecp5: Proper support for '12k' deviceDavid Shah2020-03-131-0/+1
* Allow selection of router algorithmDavid Shah2020-02-031-0/+2
* ecp5: Router2 test integrationDavid Shah2020-02-031-0/+1
* Merge remote-tracking branch 'origin/master' into mmicko/ecp5_guiMiodrag Milanovic2019-12-281-1/+7
|\
| * ecp5: Fix 25k DDRDLLA bitstream genDavid Shah2019-11-291-1/+1
| * ecp5: Add an error for out-of-sync constids and bbaDavid Shah2019-10-261-0/+1
| * ecp5: Fix routing to shared DSP control inputsDavid Shah2019-10-251-0/+5
* | set wire active flagMiodrag Milanovic2019-10-201-0/+2
* | Start adding visible wiresMiodrag Milanovic2019-10-201-5/+2
* | Added type to wireMiodrag Milanovic2019-10-201-1/+8
* | Draw swbox, smaller slices, proper ioMiodrag Milanovic2019-10-201-7/+7
|/
* ecp5: Add full part name to bitstream headerDavid Shah2019-08-271-0/+1
* ecp5: Add GSR/SGSR supportDavid Shah2019-08-271-0/+4
* ecp5: Delay tweaking for lower speed gradesDavid Shah2019-06-211-1/+1
* Add --placer option and refactor placer selectionDavid Shah2019-03-241-0/+3
* clangformatDavid Shah2019-03-221-12/+15
* ecp5: Speedup cell delay lookupsDavid Shah2019-03-221-0/+23
* ecp5: Increase ripup penaltyDavid Shah2019-02-251-1/+1
* ecp5: Add criticality-based LUT permutationDavid Shah2019-02-251-0/+2
* ecp5: Delay tuningDavid Shah2019-02-251-1/+1
* ecp5: Router performance improvementsDavid Shah2019-02-251-1/+1
* ecp5: Helper functions for DQS and ECLKDavid Shah2019-02-241-0/+4
* ecp5: Add DQS groupings to databaseDavid Shah2019-02-241-1/+1
* Load chipdb from filesystem as optionMiodrag Milanovic2019-02-091-1/+1
* ecp5: Adding DTR, OSCG, CLKDIVF, USRMCLK, JTAGGDavid Shah2019-02-081-0/+11
* ecp5: clangformat timing changesDavid Shah2018-11-161-4/+6
* ecp5: Fix db import, improve timing data debuggingDavid Shah2018-11-161-0/+1
* ecp5: Consider fanout when calculating pip delaysDavid Shah2018-11-161-2/+12
* ecp5: Use new timing dataDavid Shah2018-11-161-15/+17
* ecp5: Adding real timing data to databaseDavid Shah2018-11-161-5/+56
* Merge remote-tracking branch 'origin/master' into timingapiEddie Hung2018-11-131-0/+4
|\
| * clangformatClifford Wolf2018-11-111-8/+2
| * Add getConflictingWireWire() arch API, streamline getConflictingXY semanticClifford Wolf2018-11-111-5/+10
| * Add getConflictingPipWire() arch API, router1 improvementsClifford Wolf2018-11-111-0/+5
* | ecp5: Update arch to new timing APIDavid Shah2018-11-121-2/+10
|/
* ecp5: Separate global promotion and routingDavid Shah2018-10-311-1/+1
* ecp5: Adding LPF parserDavid Shah2018-10-311-0/+3
* ecp5: Add support for correct tile naming in all variantsDavid Shah2018-10-161-0/+6
* clangformatDavid Shah2018-09-291-1/+0
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-04 21:53:30 +0000