index
:
iCE40/nextpnr
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
common
Commit message (
Expand
)
Author
Age
Files
Lines
*
Improve message spacing
Eddie Hung
2018-11-14
2
-3
/
+8
*
Merge remote-tracking branch 'origin/master' into timingapi
Eddie Hung
2018-11-14
4
-27
/
+48
|
\
|
*
[placer1] Only perform slack redist if legalised
Eddie Hung
2018-11-13
1
-4
/
+4
|
*
[placer1] Only increase temperature if legaliser moved something
Eddie Hung
2018-11-13
2
-19
/
+23
|
*
[common] Fix 'after after'
Eddie Hung
2018-11-13
1
-2
/
+2
|
*
[common] Fix typo in Loc::operator!=()
Eddie Hung
2018-11-13
1
-1
/
+1
|
*
[placer1] Fix require_legal polarity
Eddie Hung
2018-11-13
1
-3
/
+3
|
*
[timing] Path report to include pips when --verbose set
Eddie Hung
2018-11-13
1
-1
/
+18
*
|
Timing fixes
David Shah
2018-11-14
2
-1
/
+15
*
|
[timing] Crit path report to print out edges
Eddie Hung
2018-11-13
1
-3
/
+4
*
|
[timing] Resolve another merge conflict
Eddie Hung
2018-11-13
1
-2
/
+2
*
|
Merge remote-tracking branch 'origin/master' into timingapi
Eddie Hung
2018-11-13
5
-725
/
+771
|
\
|
|
*
Merge pull request #107 from YosysHQ/router_improve
Eddie Hung
2018-11-13
4
-719
/
+765
|
|
\
|
|
*
Minor router1 debug log improvements
Clifford Wolf
2018-11-13
1
-2
/
+8
|
|
*
Improve router1 debug output, switch to nameOf APIs
Clifford Wolf
2018-11-13
1
-41
/
+44
|
|
*
Add more nameOf() convenience methods
Clifford Wolf
2018-11-13
2
-2
/
+36
|
|
*
Various router1 fixes, Add BelId/WireId/PipId::operator<()
Clifford Wolf
2018-11-13
1
-13
/
+62
|
|
*
Fix router1 check for ECP5
David Shah
2018-11-12
1
-0
/
+5
|
|
*
clangformat
Clifford Wolf
2018-11-11
1
-170
/
+178
|
|
*
Another router1 bugfix
Clifford Wolf
2018-11-11
2
-63
/
+55
|
|
*
Add getConflictingWireWire() arch API, streamline getConflictingXY semantic
Clifford Wolf
2018-11-11
2
-105
/
+117
|
|
*
Ignore "duplicate" arcs in the same net in router1
Clifford Wolf
2018-11-11
1
-1
/
+4
|
|
*
Add some additional checks to router1 to find issues in input netlist
Clifford Wolf
2018-11-11
1
-0
/
+23
|
|
*
Add getConflictingPipWire() arch API, router1 improvements
Clifford Wolf
2018-11-11
2
-20
/
+43
|
|
*
Another bugfix in router1
Clifford Wolf
2018-11-11
1
-1
/
+1
|
|
*
Bugfix in router1
Clifford Wolf
2018-11-11
1
-3
/
+7
|
|
*
Minor improvements in router1
Clifford Wolf
2018-11-11
1
-4
/
+9
|
|
*
Some router1 cleanups
Clifford Wolf
2018-11-10
1
-12
/
+39
|
|
*
flush logs when throwing an assertion_failure
Clifford Wolf
2018-11-10
1
-0
/
+2
|
|
*
Add checkers and assertions to router1 and other improvements
Clifford Wolf
2018-11-10
2
-42
/
+280
|
|
*
Fixes and cleanups in router1
Clifford Wolf
2018-11-10
1
-10
/
+10
|
|
*
Fix log msg typo
Clifford Wolf
2018-11-09
1
-1
/
+1
|
|
*
Improve router console output
Clifford Wolf
2018-11-09
1
-10
/
+13
|
|
*
Fixes and improvements in new router
Clifford Wolf
2018-11-09
2
-16
/
+57
|
|
*
Essentially a rewrite router1
Clifford Wolf
2018-11-09
2
-782
/
+341
|
|
*
Merge branch 'master' of github.com:YosysHQ/nextpnr into router_improve
Clifford Wolf
2018-11-09
13
-45
/
+255
|
|
|
\
|
|
*
|
Dispose of far too long routes earlier (use 3x est. delay as limit)
Clifford Wolf
2018-09-04
1
-12
/
+21
|
*
|
|
Merge pull request #105 from YosysHQ/placer1_tmg_ignore
Clifford Wolf
2018-11-13
1
-6
/
+6
|
|
\
\
\
|
|
*
|
|
[placer1] Tidy up logic
Eddie Hung
2018-11-13
1
-3
/
+3
|
|
*
|
|
[placer1] Actually check for TMG_IGNORE!
Eddie Hung
2018-11-10
1
-1
/
+1
|
|
*
|
|
[placer1] Ignore timing of TMG_IGNORE nets
Eddie Hung
2018-11-10
1
-5
/
+5
|
|
|
|
/
|
|
|
/
|
*
|
|
|
timing: Fix compile warning
David Shah
2018-11-12
1
-1
/
+1
*
|
|
|
timing: Add support for clock constraints
David Shah
2018-11-12
3
-4
/
+35
*
|
|
|
ecp5: Update arch to new timing API
David Shah
2018-11-12
1
-2
/
+1
*
|
|
|
timing: Fix Fmax for clocks with mixed edge usage
David Shah
2018-11-12
1
-10
/
+11
*
|
|
|
archapi: Add getDelayFromNS to improve timing algorithm portability
David Shah
2018-11-12
1
-3
/
+3
*
|
|
|
timing: Fix handling of clock inputs
David Shah
2018-11-12
1
-10
/
+17
*
|
|
|
timing: Don't include false startpoints in async paths
David Shah
2018-11-12
1
-2
/
+8
*
|
|
|
timing: Improve Fmax output and print cross-clock paths
David Shah
2018-11-12
3
-54
/
+132
*
|
|
|
timing: Multiple clock analysis
David Shah
2018-11-12
2
-9
/
+31
[next]