aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
...
* | | | Merge pull request #901 from yrabbit/gowin-gui-nocgatecat2022-02-0316-57/+6656
|\ \ \ \ | |/ / / |/| | / | | |/ | |/| gowin: Add GUI.
| * | gowin: Rearrange the GUI constantsYRabbit2022-02-032-4896/+4896
| | | | | | | | | | | | | | | | | | | | | All internal constants for describing the graphics have been moved to the .cc file. Signed-off-by: YRabbit <rabbit@yrabbit.cyou>
| * | Merge branch 'master' into gowin-gui-nocYRabbit2022-02-021-2/+2
| |\ \ | |/ / |/| |
| * | Merge branch 'master' into gowin-gui-nocYRabbit2022-02-023-1/+11
| |\ \
| * | | gowin: Add GUI.YRabbit2022-01-2916-57/+6656
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | * Items such as LUT, DFF, MUX, ALU, IOB are displayed; * Local wires, 1-2-4-8 wires are displayed; * The clock spines, taps and branches are displayed with some caveats. For now, you can not create a project in the GUI because of possible conflict with another PR (about GW1NR-9C support), but you can specify the board in the command line and load .JSON and .CST in the GUI. Although ALUs are displayed, but the CIN and COUT wires are not. This is still an unsolved problem. Signed-off-by: YRabbit <rabbit@yrabbit.cyou>
| | | * gowin: Add a DS location recognitionYRabbit2022-02-031-12/+18
| |_|/ |/| | | | | | | | | | | | | | | | | | | | | | | For differential signals it is necessary to set the position of two pins at once: P and N. This commit adds that capability and also adds another style of location setting --- with the pin letter in square brackets used in vendor tools. Signed-off-by: YRabbit <rabbit@yrabbit.cyou>
* | | Merge pull request #902 from antmicro/nexus-osc-tolerance-2gatecat2022-02-021-2/+2
|\ \ \ | |_|/ |/| | Honor nexus OSCA frequency tolerance (corrected)
| * | Fixed correction of Nexus OSCA frequency constraintsMaciej Kurc2022-02-021-2/+2
|/ / | | | | | | Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
* | Merge pull request #897 from antmicro/nexus-improve-estimategatecat2022-02-013-1/+11
|\ \ | |/ |/| nexus: arch: add option to adjust the estimation delay multiplication factor
| * nexus: add option to modify the mult factor of the estimate delayAlessandro Comodi2022-02-013-1/+11
|/ | | | Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
* Merge pull request #900 from antmicro/nexus-osc-tolerancegatecat2022-01-281-2/+3
|\ | | | | Honor nexus OSCA frequency tolerance
| * Added honoring OSCA output frequency tolerance during constraints generationMaciej Kurc2022-01-281-2/+3
|/ | | | Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
* Merge pull request #899 from antmicro/nexus-dsp-packinggatecat2022-01-251-1/+1
|\ | | | | Fix for Nexus DSP packing
| * Removed the need for MULT36_CORE bel for implementing the MULTADDSUB9X9WIDE ↵Maciej Kurc2022-01-251-1/+1
|/ | | | | | macro Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
* Merge pull request #895 from galibert/mastergatecat2022-01-196-229/+83
|\ | | | | Sync with the current state of mistral
| * Mistral: Use log_error, remove leftover debugging printf.Olivier Galibert2022-01-193-37/+39
| |
| * Mistral: fix gpio OE, add hmc bypass supportOlivier Galibert2022-01-184-30/+78
| |
| * Sync with the current state of mistralOlivier Galibert2022-01-184-201/+5
|/
* Merge pull request #873 from YosysHQ/gatecat/ice40-carry-lutgatecat2022-01-161-0/+2
|\ | | | | ice40: Pack LUT at start of carry chain if there is 1 candidate
| * ice40: Pack LUT at start of carry chain if there is 1 candidategatecat2021-12-141-0/+2
| | | | | | | | Signed-off-by: gatecat <gatecat@ds0.me>
* | Merge pull request #894 from antmicro/integer-hashinggatecat2022-01-111-2/+5
|\ \ | | | | | | Better hashing function for integer pairs
| * | Switched integer pair hashing function from DJB2 to CantorMaciej Kurc2022-01-111-2/+5
|/ / | | | | | | Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
* | Merge pull request #893 from YosysHQ/gatecat/viaductgatecat2022-01-0718-28/+1055
|\ \ | | | | | | Viaduct API for a hybrid between generic and full-custom arch
| * | Viaduct API for a hybrid between generic and full-custom archgatecat2022-01-0418-28/+1055
|/ / | | | | | | Signed-off-by: gatecat <gatecat@ds0.me>
* | Merge pull request #892 from yrabbit/off-by-onegatecat2022-01-031-1/+1
|\ \ | | | | | | gowin: Fix last MUX2_LUT8
| * | gowin: Fix last MUX8YRabbit2022-01-031-1/+1
|/ / | | | | | | | | | | In fact, there is also an input/output column. Signed-off-by: YRabbit <rabbit@yrabbit.cyou>
* | Merge pull request #890 from YosysHQ/gatecat/ssoarray-movegatecat2021-12-311-0/+20
|\ \ | | | | | | SSOArray: Implement move and assignment operators
| * | SSOArray: Implement move and assignment operatorsgatecat2021-12-301-0/+20
|/ / | | | | | | Signed-off-by: gatecat <gatecat@ds0.me>
* | Merge pull request #889 from YosysHQ/gatecat/generic-refactorgatecat2021-12-308-228/+348
|\ \ | | | | | | generic: Refactor for faster performance
| * | generic: Refactor for faster performancegatecat2021-12-308-228/+348
|/ / | | | | | | | | | | | | | | This won't affect Python-built arches significantly; but will be useful for the future 'viaduct' functionality where generic routing graphs can be built on the C++ side; too. Signed-off-by: gatecat <gatecat@ds0.me>
* | docs: Fix typogatecat2021-12-291-1/+1
| | | | | | | | Signed-off-by: gatecat <gatecat@ds0.me>
* | Merge pull request #877 from pepijndevos/patch-3gatecat2021-12-262-2/+2
|\ \ | | | | | | Add support for GW1NS-4 series devices
| * | update release that actually includes GW1NS-4 chipdbPepijn de Vos2021-12-261-1/+1
| | |
| * | build on release of apycula with gw1ns-4 supportPepijn de Vos2021-12-241-1/+1
| | |
| * | Add support for GW1NS-4 series devicesPepijn de Vos2021-12-241-1/+1
| | |
* | | Merge pull request #888 from yrabbit/dim-xygatecat2021-12-261-1/+1
|\ \ \ | | | | | | | | gowin: Initializing the grid dimensions
| * | | gowin: Initializing the grid dimensionsYRabbit2021-12-261-1/+1
|/ / / | | | | | | | | | | | | | | | | | | gridDimX and gridDimY are not initialized explicitly, which leads to effects when the design is reloaded, say, from the GUI. Signed-off-by: YRabbit <rabbit@yrabbit.cyou>
* | | Merge pull request #884 from yrabbit/simplified-io-prgatecat2021-12-244-4/+77
|\ \ \ | |/ / |/| | gowin: Add simplified IO cells processing
| * | gowin: Add simplified IO cells processingYRabbit2021-12-204-4/+77
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Some models have I/O cells that are IOBUFs, and other types (IBUFs and OBUFs) are obtained by feeding 1 or 0 to the OEN input. This is done with general-purpose routing so it's best to do it here to avoid conflicts. For this purpose, in the new bases, these special cells are of type IOBS (IOB Simplified). The proposed changes are compatible with bases of previous versions of Apycula and do not require changing .CST constraint files. Signed-off-by: YRabbit <rabbit@yrabbit.cyou>
* | | Merge pull request #887 from YosysHQ/gatecat/mistral-bit-updategatecat2021-12-222-2/+2
|\ \ \ | | | | | | | | mistral: Update to latest enum name
| * | | mistral: Update to latest enum namegatecat2021-12-222-2/+2
|/ / / | | | | | | | | | Signed-off-by: gatecat <gatecat@ds0.me>
* | | Merge pull request #885 from antmicro/nexus-slewrategatecat2021-12-213-2/+10
|\ \ \ | |/ / |/| | nexus: handle SLEWRATE in pdc
| * | nexus: handle SLEWRATE in pdcKarol Gugala2021-12-203-2/+10
|/ /
* | Merge pull request #883 from YosysHQ/gatecat/new-predictdelaygatecat2021-12-1926-70/+89
|\ \ | | | | | | archapi: Use arbitrary rather than actual placement in predictDelay [breaking change]
| * | archapi: Use arbitrary rather than actual placement in predictDelaygatecat2021-12-1926-70/+89
|/ / | | | | | | | | | | | | | | | | | | | | | | This makes predictDelay be based on an arbitrary belpin pair rather than a arc of a net based on cell placement. This way 'what-if' decisions can be evaluated without actually changing placement; potentially useful for parallel placement. A new helper predictArcDelay behaves like the old predictDelay to minimise the impact on existing passes; only arches need be updated. Signed-off-by: gatecat <gatecat@ds0.me>
* | Merge pull request #882 from YosysHQ/gatecat/router1-tmg-ripupgatecat2021-12-183-6/+103
|\ \ | | | | | | router1: Experimental timing-driven ripup support
| * | router1: Experimental timing-driven ripup supportgatecat2021-12-183-6/+103
| | | | | | | | | | | | Signed-off-by: gatecat <gatecat@ds0.me>
* | | Merge pull request #881 from uis246/regexgatecat2021-12-181-6/+2
|\ \ \ | | | | | | | | Tidy gowin modification regex
| * | | Clean gowin modification regexuis2021-12-181-6/+2
| | | |
* | | | Merge pull request #880 from YosysHQ/gatecat/router1-heuristicgatecat2021-12-181-13/+25
|\ \ \ \ | |/ / / |/| / / | |/ / router1: Improve timing heuristic
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-14 04:38:25 +0000