Merge pull request #747 from cr1901/machxo2

MachXO2 Checkpoint 1

1 files changed, 18 insertions, 0 deletions

diff --git a/machxo2/examples/prims.vhd b/machxo2/examples/prims.vhd
new file mode 100644
index 00000000..928d1cea
--- /dev/null
+++ b/machxo2/examples/prims.vhd
@@ -0,0 +1,18 @@
+library ieee;
+use ieee.std_logic_1164.all;
+
+-- We don't have VHDL primitives yet, so declare them in examples for now.
+package components is
+
+component OSCH
+  generic (
+    NOM_FREQ : string := "2.08"
+  );
+  port(
+    STDBY : in std_logic;
+    OSC : out std_logic;
+    SEDSTDBY : out std_logic
+  );
+end component;
+
+end components;