aboutsummaryrefslogtreecommitdiffstats
path: root/ice40
diff options
context:
space:
mode:
authorDavid Shah <davey1576@gmail.com>2018-08-08 14:58:43 +0200
committerDavid Shah <davey1576@gmail.com>2018-08-08 14:58:43 +0200
commitd8b383003194f45cae8486905e50575d792a4640 (patch)
treee75b9b2f7b6c16d557fc42191cee093b7834cbd2 /ice40
parentbf42e525cb7ab6ae071b16dfeca55194878be69c (diff)
downloadnextpnr-d8b383003194f45cae8486905e50575d792a4640.tar.gz
nextpnr-d8b383003194f45cae8486905e50575d792a4640.tar.bz2
nextpnr-d8b383003194f45cae8486905e50575d792a4640.zip
timing: Update to new use API (currently broken)
Signed-off-by: David Shah <davey1576@gmail.com>
Diffstat (limited to 'ice40')
-rw-r--r--ice40/arch.cc4
1 files changed, 2 insertions, 2 deletions
diff --git a/ice40/arch.cc b/ice40/arch.cc
index 0f81bfea..fddfabfd 100644
--- a/ice40/arch.cc
+++ b/ice40/arch.cc
@@ -915,7 +915,7 @@ TimingPortClass Arch::getPortTimingClass(const CellInfo *cell, IdString port, Id
}
} else if (cell->type == id_icestorm_ram || cell->type == id("ICESTORM_DSP") ||
cell->type == id("ICESTORM_SPRAM")) {
- if (port == id_clk)
+ if (port == id_clk || port == id_rclk || port == id_wclk)
return TMG_CLOCK_INPUT;
else if (cell->ports.at(port).type == PORT_OUT)
return TMG_REGISTER_OUTPUT;
@@ -925,7 +925,7 @@ TimingPortClass Arch::getPortTimingClass(const CellInfo *cell, IdString port, Id
if (port == id("D_IN_0") || port == id("D_IN_1"))
return TMG_STARTPOINT;
if (port == id("D_OUT_0") || port == id("D_OUT_1"))
- return TMG_STARTPOINT;
+ return TMG_ENDPOINT;
return TMG_IGNORE;
} else if (cell->type == id("ICESTORM_PLL")) {
if (port == id("PLLOUT_A") || port == id("PLLOUT_B"))