aboutsummaryrefslogtreecommitdiffstats
path: root/ice40/chipdb.py
diff options
context:
space:
mode:
authorSylvain Munaut <tnt@246tNt.com>2018-11-18 19:19:07 +0100
committerSylvain Munaut <tnt@246tNt.com>2018-11-19 18:20:20 +0100
commit9483a95a4adfe9f9715a0066770e12f8b581185e (patch)
tree669c5401364d8ab6ee487e5928a8cf0db3558d60 /ice40/chipdb.py
parentf6d60229844d95ab94666629d2f0284b2f524227 (diff)
downloadnextpnr-9483a95a4adfe9f9715a0066770e12f8b581185e.tar.gz
nextpnr-9483a95a4adfe9f9715a0066770e12f8b581185e.tar.bz2
nextpnr-9483a95a4adfe9f9715a0066770e12f8b581185e.zip
ice40: Improve the is_sb_pll40_XXX predicates collection
- Add a test for dual output PLL variant - Make them handle the packet version of the cell This will become useful for various tests during PLL rework Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
Diffstat (limited to 'ice40/chipdb.py')
0 files changed, 0 insertions, 0 deletions