aboutsummaryrefslogtreecommitdiffstats
path: root/ice40/arch.cc
diff options
context:
space:
mode:
authorSylvain Munaut <tnt@246tNt.com>2018-11-17 18:02:31 +0100
committerSylvain Munaut <tnt@246tNt.com>2018-11-19 18:20:20 +0100
commite8556aff372c77c1e14a4378b43b47f8ba1e75ec (patch)
tree40d8a30b0d1d30bf84df1fd47b0c8d38e594b7f2 /ice40/arch.cc
parentde8de6304f6905525fd5774d30851c0cc9fe4e37 (diff)
downloadnextpnr-e8556aff372c77c1e14a4378b43b47f8ba1e75ec.tar.gz
nextpnr-e8556aff372c77c1e14a4378b43b47f8ba1e75ec.tar.bz2
nextpnr-e8556aff372c77c1e14a4378b43b47f8ba1e75ec.zip
ice40: Add support for SB_RGBA_DRV
Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
Diffstat (limited to 'ice40/arch.cc')
-rw-r--r--ice40/arch.cc4
1 files changed, 4 insertions, 0 deletions
diff --git a/ice40/arch.cc b/ice40/arch.cc
index 259eec67..02e5515b 100644
--- a/ice40/arch.cc
+++ b/ice40/arch.cc
@@ -946,6 +946,10 @@ TimingPortClass Arch::getPortTimingClass(const CellInfo *cell, IdString port, in
return TMG_COMB_INPUT;
} else if (cell->type == id_SB_WARMBOOT) {
return TMG_ENDPOINT;
+ } else if (cell->type == id_SB_RGBA_DRV) {
+ if (port == id_RGB0 || port == id_RGB1 || port == id_RGB2)
+ return TMG_IGNORE;
+ return TMG_ENDPOINT;
}
log_error("no timing info for port '%s' of cell type '%s'\n", port.c_str(this), cell->type.c_str(this));
}