aboutsummaryrefslogtreecommitdiffstats
path: root/generic
diff options
context:
space:
mode:
authorEddie Hung <eddieh@ece.ubc.ca>2018-08-06 17:17:39 -0700
committerEddie Hung <eddieh@ece.ubc.ca>2018-08-06 17:17:39 -0700
commit6768a5c03e59e75ac20c666419b4e42cc16118e1 (patch)
tree46ef0184637fcb4299194cdcab25875c00958139 /generic
parentf3e46df7095582b23ffcd4726e1b33cd77df6ba0 (diff)
downloadnextpnr-6768a5c03e59e75ac20c666419b4e42cc16118e1.tar.gz
nextpnr-6768a5c03e59e75ac20c666419b4e42cc16118e1.tar.bz2
nextpnr-6768a5c03e59e75ac20c666419b4e42cc16118e1.zip
Add Arch::isIOCell() to ecp5 and generic
Diffstat (limited to 'generic')
-rw-r--r--generic/arch.h2
1 files changed, 2 insertions, 0 deletions
diff --git a/generic/arch.h b/generic/arch.h
index 59fe8d05..e7010885 100644
--- a/generic/arch.h
+++ b/generic/arch.h
@@ -215,6 +215,8 @@ struct Arch : BaseCtx
bool getCellDelay(const CellInfo *cell, IdString fromPort, IdString toPort, DelayInfo &delay) const;
IdString getPortClock(const CellInfo *cell, IdString port) const;
bool isClockPort(const CellInfo *cell, IdString port) const;
+ // Return true if a cell is an IO
+ bool isIOCell(const CellInfo *cell) const;
bool isValidBelForCell(CellInfo *cell, BelId bel) const;
bool isBelLocationValid(BelId bel) const;