aboutsummaryrefslogtreecommitdiffstats
path: root/generic/arch.h
diff options
context:
space:
mode:
authorSergiusz Bazanski <q3k@q3k.org>2018-08-01 00:22:09 +0100
committerSergiusz Bazanski <q3k@q3k.org>2018-08-01 00:22:09 +0100
commit6241052e115695e7f47029a7e2058607dfe20e07 (patch)
tree3176b0813405a9b93ba26ff8dd5294ddfa75d68c /generic/arch.h
parentcc0ffee3fe53371915a1aa583878b15a57f9e390 (diff)
parentbf78c055953256c4f67a6a670db7c970da2ce161 (diff)
downloadnextpnr-6241052e115695e7f47029a7e2058607dfe20e07.tar.gz
nextpnr-6241052e115695e7f47029a7e2058607dfe20e07.tar.bz2
nextpnr-6241052e115695e7f47029a7e2058607dfe20e07.zip
Merge branch 'master' into q3k/treemodel-fast
Diffstat (limited to 'generic/arch.h')
-rw-r--r--generic/arch.h2
1 files changed, 1 insertions, 1 deletions
diff --git a/generic/arch.h b/generic/arch.h
index 01a90ee1..ed069d4d 100644
--- a/generic/arch.h
+++ b/generic/arch.h
@@ -210,7 +210,7 @@ struct Arch : BaseCtx
DecalXY getPipDecal(PipId pip) const;
DecalXY getGroupDecal(GroupId group) const;
- bool getCellDelay(const CellInfo *cell, IdString fromPort, IdString toPort, delay_t &delay) const;
+ bool getCellDelay(const CellInfo *cell, IdString fromPort, IdString toPort, DelayInfo &delay) const;
IdString getPortClock(const CellInfo *cell, IdString port) const;
bool isClockPort(const CellInfo *cell, IdString port) const;