aboutsummaryrefslogtreecommitdiffstats
path: root/generic/arch.cc
diff options
context:
space:
mode:
authorClifford Wolf <clifford@clifford.at>2018-06-29 20:40:55 +0200
committerClifford Wolf <clifford@clifford.at>2018-06-29 20:40:55 +0200
commitb908b020220d0c5963dd59489cbd509b2873b3b6 (patch)
treee376c99018b5df31b16ca39f4e5435dcdd725b08 /generic/arch.cc
parentc73759f9f10753e383c8ecab5343fe94e03fc74d (diff)
downloadnextpnr-b908b020220d0c5963dd59489cbd509b2873b3b6.tar.gz
nextpnr-b908b020220d0c5963dd59489cbd509b2873b3b6.tar.bz2
nextpnr-b908b020220d0c5963dd59489cbd509b2873b3b6.zip
Rename "dummy" arch to "generic"
Signed-off-by: Clifford Wolf <clifford@clifford.at>
Diffstat (limited to 'generic/arch.cc')
-rw-r--r--generic/arch.cc196
1 files changed, 196 insertions, 0 deletions
diff --git a/generic/arch.cc b/generic/arch.cc
new file mode 100644
index 00000000..9bdda5ba
--- /dev/null
+++ b/generic/arch.cc
@@ -0,0 +1,196 @@
+/*
+ * nextpnr -- Next Generation Place and Route
+ *
+ * Copyright (C) 2018 Clifford Wolf <clifford@symbioticeda.com>
+ *
+ * Permission to use, copy, modify, and/or distribute this software for any
+ * purpose with or without fee is hereby granted, provided that the above
+ * copyright notice and this permission notice appear in all copies.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
+ * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
+ * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
+ * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
+ * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
+ * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
+ * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
+ *
+ */
+
+#include <math.h>
+#include "nextpnr.h"
+
+NEXTPNR_NAMESPACE_BEGIN
+
+Arch::Arch(ArchArgs) {}
+
+std::string Arch::getChipName() { return "Generic"; }
+
+void IdString::initialize_arch(const BaseCtx *ctx) {}
+
+// ---------------------------------------------------------------
+
+BelId Arch::getBelByName(IdString name) const { return BelId(); }
+
+IdString Arch::getBelName(BelId bel) const { return IdString(); }
+
+uint32_t Arch::getBelChecksum(BelId bel) const { return 0; }
+
+void Arch::bindBel(BelId bel, IdString cell, PlaceStrength strength) {}
+
+void Arch::unbindBel(BelId bel) {}
+
+bool Arch::checkBelAvail(BelId bel) const { return false; }
+
+IdString Arch::getBoundBelCell(BelId bel) const { return IdString(); }
+
+IdString Arch::getConflictingBelCell(BelId bel) const { return IdString(); }
+
+const std::vector<BelId> &Arch::getBels() const
+{
+ static std::vector<BelId> ret;
+ return ret;
+}
+
+const std::vector<BelId> &Arch::getBelsByType(BelType type) const
+{
+ static std::vector<BelId> ret;
+ return ret;
+}
+
+BelType Arch::getBelType(BelId bel) const { return BelType(); }
+
+WireId Arch::getWireBelPin(BelId bel, PortPin pin) const { return WireId(); }
+
+BelPin Arch::getBelPinUphill(WireId wire) const { return BelPin(); }
+
+const std::vector<BelPin> &Arch::getBelPinsDownhill(WireId wire) const
+{
+ static std::vector<BelPin> ret;
+ return ret;
+}
+
+// ---------------------------------------------------------------
+
+WireId Arch::getWireByName(IdString name) const { return WireId(); }
+
+IdString Arch::getWireName(WireId wire) const { return IdString(); }
+
+uint32_t Arch::getWireChecksum(WireId wire) const { return 0; }
+
+void Arch::bindWire(WireId wire, IdString net, PlaceStrength strength) {}
+
+void Arch::unbindWire(WireId wire) {}
+
+bool Arch::checkWireAvail(WireId wire) const { return false; }
+
+IdString Arch::getBoundWireNet(WireId wire) const { return IdString(); }
+
+IdString Arch::getConflictingWireNet(WireId wire) const { return IdString(); }
+
+const std::vector<WireId> &Arch::getWires() const
+{
+ static std::vector<WireId> ret;
+ return ret;
+}
+
+// ---------------------------------------------------------------
+
+PipId Arch::getPipByName(IdString name) const { return PipId(); }
+
+IdString Arch::getPipName(PipId pip) const { return IdString(); }
+
+uint32_t Arch::getPipChecksum(PipId wire) const { return 0; }
+
+void Arch::bindPip(PipId pip, IdString net, PlaceStrength strength) {}
+
+void Arch::unbindPip(PipId pip) {}
+
+bool Arch::checkPipAvail(PipId pip) const { return false; }
+
+IdString Arch::getBoundPipNet(PipId pip) const { return IdString(); }
+
+IdString Arch::getConflictingPipNet(PipId pip) const { return IdString(); }
+
+const std::vector<PipId> &Arch::getPips() const
+{
+ static std::vector<PipId> ret;
+ return ret;
+}
+
+WireId Arch::getPipSrcWire(PipId pip) const { return WireId(); }
+
+WireId Arch::getPipDstWire(PipId pip) const { return WireId(); }
+
+DelayInfo Arch::getPipDelay(PipId pip) const { return DelayInfo(); }
+
+const std::vector<PipId> &Arch::getPipsDownhill(WireId wire) const
+{
+ static std::vector<PipId> ret;
+ return ret;
+}
+
+const std::vector<PipId> &Arch::getPipsUphill(WireId wire) const
+{
+ static std::vector<PipId> ret;
+ return ret;
+}
+
+const std::vector<PipId> &Arch::getWireAliases(WireId wire) const
+{
+ static std::vector<PipId> ret;
+ return ret;
+}
+
+// ---------------------------------------------------------------
+
+void Arch::estimatePosition(BelId bel, int &x, int &y, bool &gb) const
+{
+ x = 0;
+ y = 0;
+ gb = false;
+}
+
+delay_t Arch::estimateDelay(WireId src, WireId dst) const { return 0.0; }
+
+// ---------------------------------------------------------------
+
+std::vector<GraphicElement> Arch::getFrameGraphics() const
+{
+ static std::vector<GraphicElement> ret;
+ return ret;
+}
+
+std::vector<GraphicElement> Arch::getBelGraphics(BelId bel) const
+{
+ static std::vector<GraphicElement> ret;
+ return ret;
+}
+
+std::vector<GraphicElement> Arch::getWireGraphics(WireId wire) const
+{
+ static std::vector<GraphicElement> ret;
+ return ret;
+}
+
+std::vector<GraphicElement> Arch::getPipGraphics(PipId pip) const
+{
+ static std::vector<GraphicElement> ret;
+ return ret;
+}
+
+// ---------------------------------------------------------------
+
+bool Arch::getCellDelay(const CellInfo *cell, IdString fromPort, IdString toPort, delay_t &delay) const
+{
+ return false;
+}
+
+IdString Arch::getPortClock(const CellInfo *cell, IdString port) const { return IdString(); }
+
+bool Arch::isClockPort(const CellInfo *cell, IdString port) const { return false; }
+
+bool Arch::isValidBelForCell(CellInfo *cell, BelId bel) const { return true; }
+bool Arch::isBelLocationValid(BelId bel) const { return true; }
+
+NEXTPNR_NAMESPACE_END