aboutsummaryrefslogtreecommitdiffstats
path: root/fpga_interchange/site_arch.cc
diff options
context:
space:
mode:
authorgatecat <gatecat@ds0.me>2021-05-21 11:05:57 +0100
committerGitHub <noreply@github.com>2021-05-21 11:05:57 +0100
commite19d44ee209733d203175602d34eeba953ab910b (patch)
tree2887f9d79fe62cfd39fe17deec8068065aa8ce62 /fpga_interchange/site_arch.cc
parent81818fd38c5405005305d1b8354eb75beb8dc18d (diff)
parentff48ad83beabb18c8fdcab41c54dc320326b012e (diff)
downloadnextpnr-e19d44ee209733d203175602d34eeba953ab910b.tar.gz
nextpnr-e19d44ee209733d203175602d34eeba953ab910b.tar.bz2
nextpnr-e19d44ee209733d203175602d34eeba953ab910b.zip
Merge pull request #686 from YosysHQ/gatecat/interchange-macro
interchange: Add macro expansion
Diffstat (limited to 'fpga_interchange/site_arch.cc')
-rw-r--r--fpga_interchange/site_arch.cc2
1 files changed, 2 insertions, 0 deletions
diff --git a/fpga_interchange/site_arch.cc b/fpga_interchange/site_arch.cc
index 4438193b..ed2f6c8d 100644
--- a/fpga_interchange/site_arch.cc
+++ b/fpga_interchange/site_arch.cc
@@ -136,6 +136,8 @@ SiteArch::SiteArch(const SiteInformation *site_info) : ctx(site_info->ctx), site
bool have_vcc_pins = false;
for (CellInfo *cell : site_info->cells_in_site) {
for (const auto &pin_pair : cell->cell_bel_pins) {
+ if (!cell->ports.count(pin_pair.first))
+ continue;
const PortInfo &port = cell->ports.at(pin_pair.first);
if (port.net != nullptr) {
nets.emplace(port.net, SiteNetInfo{port.net});