diff options
author | gatecat <gatecat@ds0.me> | 2021-02-19 08:41:58 +0000 |
---|---|---|
committer | GitHub <noreply@github.com> | 2021-02-19 08:41:58 +0000 |
commit | 5dcb59b13decab276ac736b0b06b4ccebcf83f62 (patch) | |
tree | 67017806da1d36a6ec13fc538390b875b30309ab /fpga_interchange/examples/common.mk | |
parent | b4a97efe4da95084ba5585c48d20681f68742fd4 (diff) | |
parent | c21e23b3eb6fee48c2b2da384b2dd0cd2d4ad91f (diff) | |
download | nextpnr-5dcb59b13decab276ac736b0b06b4ccebcf83f62.tar.gz nextpnr-5dcb59b13decab276ac736b0b06b4ccebcf83f62.tar.bz2 nextpnr-5dcb59b13decab276ac736b0b06b4ccebcf83f62.zip |
Merge pull request #576 from litghost/add_cell_bel_pin_mapping
Complete FPGA interchange Arch to the point where it can route a wire
Diffstat (limited to 'fpga_interchange/examples/common.mk')
-rw-r--r-- | fpga_interchange/examples/common.mk | 8 |
1 files changed, 8 insertions, 0 deletions
diff --git a/fpga_interchange/examples/common.mk b/fpga_interchange/examples/common.mk new file mode 100644 index 00000000..ce558472 --- /dev/null +++ b/fpga_interchange/examples/common.mk @@ -0,0 +1,8 @@ +NEXTPNR_PATH := $(realpath ../../..) +NEXTPNR_BIN := $(NEXTPNR_PATH)/build/nextpnr-fpga_interchange +BBA_PATH := $(realpath ..)/create_bba/build/xc7a35.bin + +RAPIDWRIGHT_PATH := $(realpath ..)/create_bba/build/RapidWright +INTERCHANGE_PATH := $(realpath ..)/create_bba/build/fpga-interchange-schema/interchange + +DEVICE := $(realpath ..)/create_bba/build/python-fpga-interchange/xc7a35tcpg236-1_constraints_luts.device |