aboutsummaryrefslogtreecommitdiffstats
path: root/fpga_interchange/README.md
diff options
context:
space:
mode:
authorKeith Rothman <537074+litghost@users.noreply.github.com>2021-02-04 12:35:13 -0800
committerKeith Rothman <537074+litghost@users.noreply.github.com>2021-02-04 16:38:33 -0800
commit58c90184f6cad3a3648fab4e9944d0c94a0a2106 (patch)
tree71bfce16396fee3fb8cfb5ed4c7b2dae2659c45b /fpga_interchange/README.md
parentd8fa9d7f36f664b454daa0e7fba66eeca7c9c616 (diff)
downloadnextpnr-58c90184f6cad3a3648fab4e9944d0c94a0a2106.tar.gz
nextpnr-58c90184f6cad3a3648fab4e9944d0c94a0a2106.tar.bz2
nextpnr-58c90184f6cad3a3648fab4e9944d0c94a0a2106.zip
Correct some typos.
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
Diffstat (limited to 'fpga_interchange/README.md')
-rw-r--r--fpga_interchange/README.md8
1 files changed, 4 insertions, 4 deletions
diff --git a/fpga_interchange/README.md b/fpga_interchange/README.md
index 17f9cfdc..d0c4f2bf 100644
--- a/fpga_interchange/README.md
+++ b/fpga_interchange/README.md
@@ -39,14 +39,14 @@ As these features are added, this implementation will become more useful.
- [ ] Placement constraints are unimplemented, meaning invalid or unroutable
designs can be generated from the placer.
- [ ] Logical netlist macro expansion is not implemented, meaning that any
- macro primitives are unplacable. Common macro primitives examples are
+ macro primitives are unplaceable. Common macro primitives examples are
differential IO buffers (IBUFDS) and some LUT RAM (e.g. RAM64X1D).
- [ ] Cell -> BEL pin mapping is not in place, meaning any primitives that
have different BEL pins with respect to their cell pins will not be
routable.
- [ ] Nextpnr only allows for cell -> BEL pin maps that are 1 to 1. The
- FPGA interchange accomidates cell -> BEL pin maps that include 1 to
- many relationship for sinks. A common primitives that uses 1 to many
+ FPGA interchange accommodates cell -> BEL pin maps that include 1 to
+ many relationships for sinks. A common primitives that uses 1 to many
maps are the RAMB18E1.
- [ ] The router lookahead is missing, meaning that router runtime
performance will be terrible.
@@ -89,7 +89,7 @@ make update_jars
# FIXME: Current RapidWright jars generate database with duplicate PIPs
# https://github.com/Xilinx/RapidWright/issues/127
-# Remove this wget once latest RapidWright JAR is published.
+# Remove this wget once the latest RapidWright JAR is published.
wget https://github.com/Xilinx/RapidWright/releases/download/v2020.2.1-beta/rapidwright-api-lib-2020.2.1_update1.jar
mv rapidwright-api-lib-2020.2.1_update1.jar jars/rapidwright-api-lib-2020.2.0.jar