aboutsummaryrefslogtreecommitdiffstats
path: root/dummy
diff options
context:
space:
mode:
authorClifford Wolf <clifford@clifford.at>2018-06-20 12:58:08 +0200
committerClifford Wolf <clifford@clifford.at>2018-06-20 12:58:08 +0200
commit37f7802c6cfb9d9612e595c9914704c5403db9df (patch)
tree491fcb456e88524adec3eda9be1b918080d2c834 /dummy
parent7c3593ea5acef05546be8835e25cf5e4b18549ee (diff)
parent6d2f058f678761e90fc451af48f4e0ed0f504603 (diff)
downloadnextpnr-37f7802c6cfb9d9612e595c9914704c5403db9df.tar.gz
nextpnr-37f7802c6cfb9d9612e595c9914704c5403db9df.tar.bz2
nextpnr-37f7802c6cfb9d9612e595c9914704c5403db9df.zip
Merge branch 'master' of gitlab.com:SymbioticEDA/nextpnr
Diffstat (limited to 'dummy')
-rw-r--r--dummy/arch.cc18
-rw-r--r--dummy/arch.h7
2 files changed, 25 insertions, 0 deletions
diff --git a/dummy/arch.cc b/dummy/arch.cc
index 58298c4e..103eee4d 100644
--- a/dummy/arch.cc
+++ b/dummy/arch.cc
@@ -176,4 +176,22 @@ std::vector<GraphicElement> Arch::getPipGraphics(PipId pip) const
return ret;
}
+// ---------------------------------------------------------------
+
+bool Arch::getCellDelay(const CellInfo *cell, IdString fromPort,
+ IdString toPort, delay_t &delay) const
+{
+ return false;
+}
+
+IdString Arch::getPortClock(const CellInfo *cell, IdString port) const
+{
+ return IdString();
+}
+
+bool Arch::isClockPort(const CellInfo *cell, IdString port) const
+{
+ return false;
+}
+
NEXTPNR_NAMESPACE_END
diff --git a/dummy/arch.h b/dummy/arch.h
index 925c231f..43ab3290 100644
--- a/dummy/arch.h
+++ b/dummy/arch.h
@@ -32,7 +32,9 @@ struct DelayInfo
delay_t delay = 0;
delay_t raiseDelay() const { return delay; }
+
delay_t fallDelay() const { return delay; }
+
delay_t avgDelay() const { return delay; }
DelayInfo operator+(const DelayInfo &other) const
@@ -133,6 +135,11 @@ struct Arch : BaseCtx
std::unordered_set<BelId> belGraphicsReload;
std::unordered_set<WireId> wireGraphicsReload;
std::unordered_set<PipId> pipGraphicsReload;
+
+ bool getCellDelay(const CellInfo *cell, IdString fromPort, IdString toPort,
+ delay_t &delay) const;
+ IdString getPortClock(const CellInfo *cell, IdString port) const;
+ bool isClockPort(const CellInfo *cell, IdString port) const;
};
NEXTPNR_NAMESPACE_END