aboutsummaryrefslogtreecommitdiffstats
path: root/dummy
diff options
context:
space:
mode:
authorDavid Shah <davey1576@gmail.com>2018-06-20 11:44:28 +0200
committerDavid Shah <davey1576@gmail.com>2018-06-20 11:44:28 +0200
commit1436ae21a2d9a214f7585deb2f038ff87ce4862c (patch)
tree910e696f210ea31a7f15e70455c08d895c7e7887 /dummy
parent5d1b87b0a4e138726d751590728cdcc2f12f6192 (diff)
downloadnextpnr-1436ae21a2d9a214f7585deb2f038ff87ce4862c.tar.gz
nextpnr-1436ae21a2d9a214f7585deb2f038ff87ce4862c.tar.bz2
nextpnr-1436ae21a2d9a214f7585deb2f038ff87ce4862c.zip
Adding stubs for delay annotation and cell timing lookup
Signed-off-by: David Shah <davey1576@gmail.com>
Diffstat (limited to 'dummy')
-rw-r--r--dummy/arch.cc18
-rw-r--r--dummy/arch.h7
2 files changed, 25 insertions, 0 deletions
diff --git a/dummy/arch.cc b/dummy/arch.cc
index fb54c74f..64841374 100644
--- a/dummy/arch.cc
+++ b/dummy/arch.cc
@@ -176,4 +176,22 @@ std::vector<GraphicElement> Arch::getPipGraphics(PipId pip) const
return ret;
}
+// ---------------------------------------------------------------
+
+delay_t Arch::getCellDelay(const CellInfo *cell, IdString fromPort,
+ IdString toPort) const
+{
+ return 0;
+}
+
+IdString Arch::getPortClock(const CellInfo *cell, IdString port) const
+{
+ return IdString();
+}
+
+bool Arch::isClockPort(const CellInfo *cell, IdString port) const
+{
+ return false;
+}
+
NEXTPNR_NAMESPACE_END
diff --git a/dummy/arch.h b/dummy/arch.h
index 02bec23a..61a09e00 100644
--- a/dummy/arch.h
+++ b/dummy/arch.h
@@ -32,7 +32,9 @@ struct DelayInfo
delay_t delay = 0;
delay_t raiseDelay() const { return delay; }
+
delay_t fallDelay() const { return delay; }
+
delay_t avgDelay() const { return delay; }
DelayInfo operator+(const DelayInfo &other) const
@@ -131,6 +133,11 @@ struct Arch : BaseCtx
std::unordered_set<BelId> belGraphicsReload;
std::unordered_set<WireId> wireGraphicsReload;
std::unordered_set<PipId> pipGraphicsReload;
+
+ delay_t getCellDelay(const CellInfo *cell, IdString fromPort,
+ IdString toPort) const;
+ IdString getPortClock(const CellInfo *cell, IdString port) const;
+ bool isClockPort(const CellInfo *cell, IdString port) const;
};
NEXTPNR_NAMESPACE_END