1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
|
("SPI", (0, 0, 0)): {
"MCSNO0": (0, 3, "slf_op_1"),
"MCSNO1": (0, 3, "slf_op_3"),
"MCSNO2": (0, 3, "slf_op_6"),
"MCSNO3": (0, 4, "slf_op_0"),
"MCSNOE0": (0, 3, "slf_op_2"),
"MCSNOE1": (0, 3, "slf_op_4"),
"MCSNOE2": (0, 3, "slf_op_7"),
"MCSNOE3": (0, 4, "slf_op_1"),
"MI": (0, 2, "lutff_0/in_1"),
"MO": (0, 2, "slf_op_5"),
"MOE": (0, 2, "slf_op_6"),
"SBACKO": (0, 2, "slf_op_0"),
"SBADRI0": (0, 1, "lutff_1/in_1"),
"SBADRI1": (0, 1, "lutff_2/in_1"),
"SBADRI2": (0, 2, "lutff_0/in_3"),
"SBADRI3": (0, 2, "lutff_1/in_3"),
"SBADRI4": (0, 2, "lutff_2/in_3"),
"SBADRI5": (0, 2, "lutff_3/in_3"),
"SBADRI6": (0, 2, "lutff_4/in_3"),
"SBADRI7": (0, 2, "lutff_5/in_3"),
"SBCLKI": (0, 1, "clk"),
"SBDATI0": (0, 1, "lutff_1/in_3"),
"SBDATI1": (0, 1, "lutff_2/in_3"),
"SBDATI2": (0, 1, "lutff_3/in_3"),
"SBDATI3": (0, 1, "lutff_4/in_3"),
"SBDATI4": (0, 1, "lutff_5/in_3"),
"SBDATI5": (0, 1, "lutff_6/in_3"),
"SBDATI6": (0, 1, "lutff_7/in_3"),
"SBDATI7": (0, 1, "lutff_0/in_1"),
"SBDATO0": (0, 1, "slf_op_0"),
"SBDATO1": (0, 1, "slf_op_1"),
"SBDATO2": (0, 1, "slf_op_2"),
"SBDATO3": (0, 1, "slf_op_3"),
"SBDATO4": (0, 1, "slf_op_4"),
"SBDATO5": (0, 1, "slf_op_5"),
"SBDATO6": (0, 1, "slf_op_6"),
"SBDATO7": (0, 1, "slf_op_7"),
"SBRWI": (0, 1, "lutff_0/in_3"),
"SBSTBI": (0, 2, "lutff_6/in_3"),
"SCKI": (0, 2, "lutff_1/in_1"),
"SCKO": (0, 2, "slf_op_7"),
"SCKOE": (0, 3, "slf_op_0"),
"SCSNI": (0, 2, "lutff_2/in_1"),
"SI": (0, 2, "lutff_7/in_3"),
"SO": (0, 2, "slf_op_3"),
"SOE": (0, 2, "slf_op_4"),
"SPIIRQ": (0, 2, "slf_op_1"),
"SPIWKUP": (0, 2, "slf_op_2"),
"SPI_ENABLE_0": (7, 0, "cbit2usealt_in_0"),
"SPI_ENABLE_1": (6, 0, "cbit2usealt_in_0"),
"SPI_ENABLE_2": (7, 0, "cbit2usealt_in_1"),
"SPI_ENABLE_3": (6, 0, "cbit2usealt_in_1"),
},
("SPI", (25, 0, 1)): {
"MCSNO0": (25, 3, "slf_op_1"),
"MCSNO1": (25, 3, "slf_op_3"),
"MCSNO2": (25, 3, "slf_op_6"),
"MCSNO3": (25, 4, "slf_op_0"),
"MCSNOE0": (25, 3, "slf_op_2"),
"MCSNOE1": (25, 3, "slf_op_4"),
"MCSNOE2": (25, 3, "slf_op_7"),
"MCSNOE3": (25, 4, "slf_op_1"),
"MI": (25, 2, "lutff_0/in_1"),
"MO": (25, 2, "slf_op_5"),
"MOE": (25, 2, "slf_op_6"),
"SBACKO": (25, 2, "slf_op_0"),
"SBADRI0": (25, 1, "lutff_1/in_1"),
"SBADRI1": (25, 1, "lutff_2/in_1"),
"SBADRI2": (25, 2, "lutff_0/in_3"),
"SBADRI3": (25, 2, "lutff_1/in_3"),
"SBADRI4": (25, 2, "lutff_2/in_3"),
"SBADRI5": (25, 2, "lutff_3/in_3"),
"SBADRI6": (25, 2, "lutff_4/in_3"),
"SBADRI7": (25, 2, "lutff_5/in_3"),
"SBCLKI": (25, 1, "clk"),
"SBDATI0": (25, 1, "lutff_1/in_3"),
"SBDATI1": (25, 1, "lutff_2/in_3"),
"SBDATI2": (25, 1, "lutff_3/in_3"),
"SBDATI3": (25, 1, "lutff_4/in_3"),
"SBDATI4": (25, 1, "lutff_5/in_3"),
"SBDATI5": (25, 1, "lutff_6/in_3"),
"SBDATI6": (25, 1, "lutff_7/in_3"),
"SBDATI7": (25, 1, "lutff_0/in_1"),
"SBDATO0": (25, 1, "slf_op_0"),
"SBDATO1": (25, 1, "slf_op_1"),
"SBDATO2": (25, 1, "slf_op_2"),
"SBDATO3": (25, 1, "slf_op_3"),
"SBDATO4": (25, 1, "slf_op_4"),
"SBDATO5": (25, 1, "slf_op_5"),
"SBDATO6": (25, 1, "slf_op_6"),
"SBDATO7": (25, 1, "slf_op_7"),
"SBRWI": (25, 1, "lutff_0/in_3"),
"SBSTBI": (25, 2, "lutff_6/in_3"),
"SCKI": (25, 2, "lutff_1/in_1"),
"SCKO": (25, 2, "slf_op_7"),
"SCKOE": (25, 3, "slf_op_0"),
"SCSNI": (25, 2, "lutff_2/in_1"),
"SI": (25, 2, "lutff_7/in_3"),
"SO": (25, 2, "slf_op_3"),
"SOE": (25, 2, "slf_op_4"),
"SPIIRQ": (25, 2, "slf_op_1"),
"SPIWKUP": (25, 2, "slf_op_2"),
"SPI_ENABLE_0": (24, 0, "cbit2usealt_in_0"),
"SPI_ENABLE_1": (24, 0, "cbit2usealt_in_1"),
"SPI_ENABLE_2": (23, 0, "cbit2usealt_in_0"),
"SPI_ENABLE_3": (23, 0, "cbit2usealt_in_1"),
},
|
