1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
|
-- Copyright (C) 2002 Morgan Kaufmann Publishers, Inc
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
entity inline_12 is
end entity inline_12;
----------------------------------------------------------------
architecture test of inline_12 is
begin
process_4_a : process is
constant condition, condition_1,
condition_2, condition_3 : boolean := true;
variable index : integer;
begin
-- code from book: syntax check only
-- change "condition" to roman italic
-- not in book:
loop
-- end not in book
if condition then
exit;
end if;
-- not in book:
end loop;
-- end not in book
--
-- change "condition" to roman italic
loop
-- . . .
exit when condition;
-- . . .
end loop;
-- . . . -- control transferred to here
-- when condition becomes true within the loop
--
loop_name : loop
-- . . .
exit loop_name;
-- . . .
end loop loop_name ;
--
-- change conditions to roman italic with hyphens
outer : loop
-- . . .
inner : loop
-- . . .
exit outer when condition_1; -- exit 1
-- . . .
exit when condition_2; -- exit 2
-- . . .
end loop inner;
-- . . . -- target A
exit outer when condition_3; -- exit 3
-- . . .
end loop outer;
-- . . . -- target B
--
-- "statement..." in roman italic with hyphens
loop
-- statement_1;
next when condition;
-- statement_2;
end loop;
--
-- "statement..." in roman italic with hyphens
loop
-- statement_1;
if not condition then
-- statement_2;
end if;
end loop;
--
while index > 0 loop
-- . . . -- statement A: do something with index
end loop;
-- . . . -- statement B
-- end of code from book
wait;
end process process_4_a;
end architecture test;
|
