1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
|
-- Copyright (C) 2002 Morgan Kaufmann Publishers, Inc
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
library IEEE;
use IEEE.std_logic_1164.all;
library IEEE_proposed;
use IEEE_proposed.electrical_systems.all;
entity tb_lpf_dot_ltf_ztf is
end tb_lpf_dot_ltf_ztf;
architecture TB_lpf_dot_ltf_ztf of tb_lpf_dot_ltf_ztf is
-- Component declarations
-- Signal declarations
terminal in_src : electrical;
terminal out_dot, out_ltf, out_ztf1, out_ztf2, out_ztf3, out_ztf4, out_RC : electrical;
begin
-- Signal assignments
-- Component instances
vio : entity work.v_sine(ideal)
generic map(
freq => 100.0,
amplitude => 5.0
)
port map(
pos => in_src,
neg => ELECTRICAL_REF
);
RC1 : entity work.lowpass(RC)
generic map(
gain => 1.0,
fp => 1.0e1,
Fsmp => 10.0e3
)
port map(
input => in_src,
output => out_RC
);
dot1 : entity work.lowpass(dot)
generic map(
gain => 1.0,
fp => 1.0e1,
Fsmp => 10.0e3
)
port map(
input => in_src,
output => out_dot
);
ltf1 : entity work.lowpass(ltf)
generic map(
gain => 1.0,
fp => 1.0e1,
Fsmp => 10.0e3
)
port map(
input => in_src,
output => out_ltf
);
ztf1 : entity work.lowpass(ztf)
generic map(
gain => 1.0,
fp => 1.0e1,
Fsmp => 10.0e3
)
port map(
input => in_src,
output => out_ztf1
);
ztf2 : entity work.lowpass(ztf)
generic map(
gain => 1.0,
fp => 1.0e1,
Fsmp => 1000.0
)
port map(
input => in_src,
output => out_ztf2
);
ztf3 : entity work.lowpass(ztf)
generic map(
gain => 1.0,
fp => 1.0e1,
Fsmp => 100.0
)
port map(
input => in_src,
output => out_ztf3
);
ztf4 : entity work.lowpass(z_minus_1)
generic map(
gain => 1.0,
fp => 1.0e1,
Fsmp => 10.0e3
)
port map(
input => in_src,
output => out_ztf4
);
end TB_lpf_dot_ltf_ztf;
|
