1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
|
-- Copyright (C) 2002 Morgan Kaufmann Publishers, Inc
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
library ieee; use ieee.std_logic_1164.all;
entity tb_ROM_write_data is
end entity tb_ROM_write_data;
architecture writer of tb_ROM_write_data is
begin
process is
subtype word is std_logic_vector(0 to 7);
type load_file_type is file of word;
file load_file : load_file_type open write_mode is "tb_ROM.dat";
begin
write(load_file, word'(X"00"));
write(load_file, word'(X"01"));
write(load_file, word'(X"02"));
write(load_file, word'(X"03"));
write(load_file, word'(X"04"));
write(load_file, word'(X"05"));
write(load_file, word'(X"06"));
write(load_file, word'(X"07"));
write(load_file, word'(X"08"));
write(load_file, word'(X"09"));
write(load_file, word'(X"0A"));
write(load_file, word'(X"0B"));
write(load_file, word'(X"0C"));
write(load_file, word'(X"0D"));
write(load_file, word'(X"0E"));
write(load_file, word'(X"0F"));
wait;
end process;
end architecture writer;
library ieee; use ieee.std_logic_1164.all;
entity tb_ROM is
end entity tb_ROM;
architecture test of tb_ROM is
signal sel : std_logic;
signal address : std_logic_vector(3 downto 0);
signal data : std_logic_vector(0 to 7);
begin
dut : entity work.ROM(behavioral)
generic map ( load_file_name => "tb_ROM.dat" )
port map ( sel, address, data );
end architecture test;
|
