blob: 855a833eafb77c30603d841c220e0999e5a15a07 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
|
-- Copyright (C) 2001 Bill Billowitch.
-- Some of the work to develop this test suite was done with Air Force
-- support. The Air Force and Bill Billowitch assume no
-- responsibilities for this software.
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: tc848.vhd,v 1.2 2001-10-26 16:30:28 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
ENTITY c01s03b01x00p09n01i00848ent IS
port ( PT : Boolean );
END c01s03b01x00p09n01i00848ent;
ARCHITECTURE c01s03b01x00p09n01i00848arch OF c01s03b01x00p09n01i00848ent IS
BEGIN
BD : block
component comp1
end component ;
begin
CIS : comp1;
BD_nested : block
begin
process
begin
null;
wait;
End process;
end block;
end block BD ;
TESTING: PROCESS
BEGIN
assert FALSE
report "***FAILED TEST: c01s03b01x00p09n01i00848 - Invalid block specification."
severity ERROR;
wait;
END PROCESS TESTING;
END c01s03b01x00p09n01i00848arch;
configuration c01s03b01x00p09n01i00848cfg of c01s03b01x00p09n01i00848ent is
for c01s03b01x00p09n01i00848arch
for CIS -- Failure_here
-- ERROR: the CIS is not a declared block in the declarative region.
end for ;
for BD_nested -- failure_here
-- ERROR :: BD_nested is not a block label in the related declarative region.
end for;
end for;
end c01s03b01x00p09n01i00848cfg;
|
