1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
|
-- Copyright (C) 2001 Bill Billowitch.
-- Some of the work to develop this test suite was done with Air Force
-- support. The Air Force and Bill Billowitch assume no
-- responsibilities for this software.
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: tc1751.vhd,v 1.2 2001-10-26 16:30:12 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
ENTITY c09s05b00x00p25n01i01751ent IS
END c09s05b00x00p25n01i01751ent;
ARCHITECTURE c09s05b00x00p25n01i01751arch OF c09s05b00x00p25n01i01751ent IS
type a is array (1 to 4) of boolean;
type arr_bvec is array (positive range <>) of a;
function F (AB: arr_bvec) return a is
begin
return (true,true,true,true);
end;
signal G : bit;
signal i : F a bus;
signal m : a := (true, false, true, false);
constant c1, c2 : integer := 1;
BEGIN
G <= '1' after 10 ns;
B1: block(G = '1')
begin
(i(1), i(2), i(3), i(4)) <= guarded a'(true, false, false, true);
(i(c1), i(c2), i(3), i(4)) <= guarded a'(true, false, false, true);
-- Failure_here : i(c1) and i(c2) are same signal names
(i(1), i(2), i(3), i(1)) <= guarded a'(true, false, false, true);
-- Failure_here : i(1) appears twice
end block;
TESTING: PROCESS
BEGIN
wait for 50 ns;
assert FALSE
report "***FAILED TEST: c09s05b00x00p25n01i01751 - No two signal names may identify the same object."
severity ERROR;
wait;
END PROCESS TESTING;
END c09s05b00x00p25n01i01751arch;
|
