1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
|
-- Copyright (C) 2001 Bill Billowitch.
-- Some of the work to develop this test suite was done with Air Force
-- support. The Air Force and Bill Billowitch assume no
-- responsibilities for this software.
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: tc136.vhd,v 1.2 2001-10-26 16:29:40 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
ENTITY c04s03b02x02p08n01i00136ent IS
END c04s03b02x02p08n01i00136ent;
ARCHITECTURE c04s03b02x02p08n01i00136arch OF c04s03b02x02p08n01i00136ent IS
type AT0 is array (INTEGER range <>) of INTEGER;
subtype ST0 is AT0(1 to 2);
type AT1 is array (INTEGER range <>) of ST0;
subtype ST1 is AT1(1 to 2);
BEGIN
TESTING: PROCESS
procedure Proc1(P : inout ST1; ref : in ST1; set : in ST1) is
begin
if (P = ref) then
P := set;
end if;
end;
variable V : ST1 := ((1, 2), (3, 4));
variable V11, V12, V21, V22 : INTEGER;
BEGIN
V11 := 1;
V12 := 2;
V21 := 3;
V22 := 4;
Proc1( P(1)(1) => V22, P(1)(2) => V21, P(2)(1) => V12, P(2)(2) => V11,
ref => ((4, 3), (2, 1)), set => ((9, 8), (7, 6))); -- test here
assert V11 = 6 report "FAIL: actual V11 didn't get set right";
assert V12 = 7 report "FAIL: actual V12 didn't get set right";
assert V21 = 8 report "FAIL: actual V21 didn't get set right";
assert V22 = 9 report "FAIL: actual V22 didn't get set right";
assert NOT( V11=6 and V12=7 and V21=8 and V22=9 )
report "***PASSED TEST: c04s03b02x02p08n01i00136"
severity NOTE;
assert ( V11=6 and V12=7 and V21=8 and V22=9 )
report "***FAILED TEST: c04s03b02x02p08n01i00136 - Association element in an association list test failed."
severity ERROR;
wait;
END PROCESS TESTING;
END c04s03b02x02p08n01i00136arch;
|
