aboutsummaryrefslogtreecommitdiffstats
path: root/testsuite/vests/vhdl-93/billowitch/compliant/tc1321.vhd
blob: 7f2c4ba0fedc508a021542d8f0a4eb10a344b2e5 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
-- Copyright (C) 2001 Bill Billowitch.

-- Some of the work to develop this test suite was done with Air Force
-- support.  The Air Force and Bill Billowitch assume no
-- responsibilities for this software.

-- This file is part of VESTs (Vhdl tESTs).

-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version. 

-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
-- for more details. 

-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 

-- ---------------------------------------------------------------------
--
-- $Id: tc1321.vhd,v 1.2 2001-10-26 16:29:40 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------

ENTITY c08s04b00x00p09n03i01321ent IS
END c08s04b00x00p09n03i01321ent;

ARCHITECTURE c08s04b00x00p09n03i01321arch OF c08s04b00x00p09n03i01321ent IS
  signal S1 : BIT := '1';
  signal S2 : BIT := '1';
  signal S  : BIT := '1';
BEGIN
  S1 <= transport '0' after 5  ns,
        '1' after 10 ns;
  S2 <= transport S1  after 15 ns;
  TEST : PROCESS(S2)
    variable k : integer := 0;
  BEGIN
    if ((S2 = '0') and (NOW = 20 ns)) then   
      k := 1;
    end if;
    if ((S2 = '1') and (NOW = 25 ns) and (k = 1)) then   
      S <= '0' after 10 ns;
    end if;
  END PROCESS TEST;

  TESTING: PROCESS(S)
  BEGIN
    if (NOW > 1 ns) then
      assert NOT(S = '0') 
        report "***PASSED TEST: c08s04b00x00p09n03i01321"
        severity NOTE;
      assert (S = '0')
        report "***FAILED TEST: c08s04b00x00p09n03i01321 - Any pulse is transmitted, not matter how short its durtion"
        severity ERROR;
    end if;
  END PROCESS TESTING;

END c08s04b00x00p09n03i01321arch;