aboutsummaryrefslogtreecommitdiffstats
path: root/testsuite/vests/vhdl-93/ashenden/compliant/ch_10_chkmult.vhd
blob: 588a0feae9ecc0611bcc57e3e0ae8e0a4429aa61 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc

-- This file is part of VESTs (Vhdl tESTs).

-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version. 

-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
-- for more details. 

-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 

-- ---------------------------------------------------------------------
--
-- $Id: ch_10_chkmult.vhd,v 1.3 2001-10-26 16:29:35 paw Exp $
-- $Revision: 1.3 $
--
-- ---------------------------------------------------------------------

entity check_mult is
end entity check_mult;

library bv_utilities;
use bv_utilities.bv_arithmetic.all;

architecture behav of check_mult is

begin

  checker : process is

                      variable bv_a, bv_b, bv_product : bit_vector(3 downto 0);
                    variable overflow : boolean;

  begin
    for a in 0 to 15 loop
      for b in 0 to 15 loop
	bv_a := natural_to_bv(a, bv_a'length);
        bv_b := natural_to_bv(b, bv_b'length);
        bv_multu(bv_a, bv_b, bv_product, overflow);
	if a * b > 15 then
	  assert overflow
	    report integer'image(a) & '*' & integer'image(b)
            & ": overflow not true";
	else
	  assert not overflow
	    report integer'image(a) & '*' & integer'image(b)
            & ": overflow not false";
	  assert bv_to_natural(bv_product) = a * b
	    report integer'image(a) & '*' & integer'image(b)
            & ": product = " & integer'image(bv_to_natural(bv_product));
	end if;
      end loop;
    end loop;
    wait;
  end process checker;

end architecture behav;