1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
|
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: ch_07_ch_07_02.vhd,v 1.2 2001-10-26 16:29:34 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------
entity ch_07_02 is
end entity ch_07_02;
----------------------------------------------------------------
architecture test of ch_07_02 is
constant val1 : integer := 1;
procedure p ( signal s1, s2 : in bit; val1 : in integer ) is
begin
null;
end procedure p;
begin
block_07_3_a : block is
signal s1, s2 : bit;
begin
-- code from book:
call_proc : p ( s1, s2, val1 );
-- end of code from book
end block block_07_3_a;
----------------
block_07_3_b : block is
signal s1, s2 : bit;
begin
-- code from book:
call_proc : process is
begin
p ( s1, s2, val1 );
wait on s1, s2;
end process call_proc;
-- end of code from book
end block block_07_3_b;
end architecture test;
|
