1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
|
-- Copyright (C) 1996 Morgan Kaufmann Publishers, Inc
-- This file is part of VESTs (Vhdl tESTs).
-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version.
-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
-- for more details.
-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
-- ---------------------------------------------------------------------
--
-- $Id: ap_a_fg_a_05.vhd,v 1.1.1.1 2001-08-22 18:20:47 paw Exp $
-- $Revision: 1.1.1.1 $
--
-- ---------------------------------------------------------------------
entity fg_a_05 is
end entity fg_a_05;
library ieee; use ieee.std_logic_1164.all;
architecture test of fg_a_05 is
signal clk, reset, a, b, x, q : std_ulogic;
begin
-- code from book
ff2 : process (reset, clk) is
begin
if reset = '1' then
q <= '0';
elsif rising_edge(clk) then
if x = '1' then
q <= a;
else
q <= b;
end if;
end if;
end process ff2;
-- end code from book
stimulus : process is
begin
reset <= '0'; clk <= '0'; x <= '1'; a <= '1'; b <= '0'; wait for 10 ns;
reset <= '1', '0' after 30 ns;
clk <= '1' after 10 ns, '0' after 20 ns;
wait for 40 ns;
clk <= '1', '0' after 2 ns,
'1' after 12 ns, '0' after 14 ns,
'1' after 17 ns, '0' after 19 ns,
'1' after 22 ns, '0' after 24 ns,
'1' after 27 ns, '0' after 29 ns,
'1' after 32 ns, '0' after 34 ns,
'1' after 37 ns, '0' after 39 ns,
'1' after 42 ns, '0' after 44 ns,
'1' after 47 ns, '0' after 49 ns;
a <= '0' after 10 ns, '1' after 20 ns, '0' after 30 ns, '1' after 40 ns;
b <= '0' after 15 ns, '1' after 25 ns, '0' after 35 ns, '1' after 45 ns;
x <= '0' after 30 ns;
wait;
end process stimulus;
end architecture test;
|
