testsuite/synth/unary01/func.vhdl


1
2
3
4
5
6
7
8
9
10
11
12
13
14

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity func is
  port (a, b : in std_logic_vector(7 downto 0);
        o, p : out std_logic);
end func;

architecture behav of func is
begin
  o <= "or"(a);
  p <= "and"(b);
end behav;