testsuite/synth/synth52/pkg_test.vhdl


1
2
3
4
5
6
7
8
9
10
11
12
13

library work;
  use work.sample_pkg.all;

entity pkg_test is
  port (
    o : out integer
  );
end pkg_test;

architecture rtl of pkg_test is
begin
  o <= SAMPLE_CONSTANT;
end rtl;