testsuite/synth/issue965/test_block.vhdl


1
2
3
4
5
6
7
8
9
10
11

entity test_block is
end entity test_block;

architecture rtl of test_block is
begin

  Formal : block is
  begin
  end block Formal;

end architecture rtl;