testsuite/synth/issue2328/test.vhdl


1
2
3
4
5
6
7
8
9

entity test is
end test;

architecture behavior of test is
signal a: bit_vector(3 downto 0);
signal b: bit;
begin
	b <= and a;
end behavior;