1 2 3 4 5 6 7 8 9 10 11
#! /bin/sh . ../../testenv.sh synth --out=verilog flip_flop.vhdl -e > syn_flip_flop.v if grep "input wire" syn_flip_flop.v; then exit 1 fi echo "Test successful"