testsuite/synth/issue2033/cdc_fifo_rtl_formal.psl


1
2
3
4
5
6
7

library ieee;
use ieee.std_logic_1164.all;

vunit cdc_fifo_rtl_formal (cdc_fifo(rtl)) {
    SUBTYPE f_t_ram_word IS std_logic_vector(1 DOWNTO 0);
}