path: root/testsuite/synth/issue1698/ent.psl

vunit i_ent(ent(rtl))
{
   default clock is rising_edge(clk);

   assert always {[+]; input} |=> {output};
}