testsuite/synth/issue1475/e.vhdl


1
2
3
4
5
6
7
8
9
10
11

library ieee;
use ieee.numeric_std.all;

entity e is
end entity;

architecture a of e is
    signal s : unsigned(31 downto 0);
begin
    assert s = -3;
end architecture;